Dismiss
InnovationQ/InnovationQ Plus content will be updated on Sunday, June 25, 10am ET, with new patent and non-patent literature collections. Click here to learn more.
Browse Prior Art Database

BICMOS VOLTAGE LEVEL TRANSLATOR AND SHIFTER CIRCUITS

IP.com Disclosure Number: IPCOM000005609D
Original Publication Date: 1986-Oct-01
Included in the Prior Art Database: 2001-Oct-18
Document File: 2 page(s) / 79K

Publishing Venue

Motorola

Related People

Kevin L. McLaughlin: AUTHOR

Abstract

The BICMOS voltage level translator shown in Figure 1 changes an input logic voltage V,, to a larger value. The BICMOS voltage level shifter shown in Figure 2 changes an input logic voltage V,, swing from V, to V, to an output logic voltage V,,, swing from V, to V,,. The use of bipolar and CMOS devices provides low out- put impedance, i.e., low sensitivity to variation in load condition, high input impedance, and low power dissipation.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 50% of the total text.

Page 1 of 2

0 M

MOTOROLA Technical Developments Volume 6 October 1986

BICMOS VOLTAGE LEVEL TRANSLATOR AND SHIFTER CIRCUITS

by Kevin L. McLaughlin

   The BICMOS voltage level translator shown in Figure 1 changes an input logic voltage V,, to a larger value. The BICMOS voltage level shifter shown in Figure 2 changes an input logic voltage V,, swing from V, to V, to an output logic voltage V,,, swing from V, to V,,. The use of bipolar and CMOS devices provides low out- put impedance, i.e., low sensitivity to variation in load condition, high input impedance, and low power dissipation.

   For both circuits, a digital high voltage for input voltage V,, activates transistor M4 and cuts-off transistor M3. Transistor M2 will then cut-off, allowing the drain voltage of transistor Ml to rise and essentially turn off transistor Ml. The current through transistor Ml, which is negligible, is mirrored in transistor M5, allowing the base of transistor Ql and the gate of transistor M8 to approach voltage V, through transistors M6 and M4. Therefore, transistors Ql and M8 are off. For the BICMOS voltage level translator of Figure 1, the digitally high input signal V,, enables transistor M7, and therefore transistor Q2, which causes V, to approach within a base- emitter voltage of voltage V,. For the BICMOS voltage level shifter of Figure 2, the high drain voltage of trans. istor Ml enables transistor M7, and therefore transistor Q2, which causes V, to approach within a base-emitter voltage of voltage Vcc.

   For b...