Browse Prior Art Database

CMOS COMBINATION INCREMENTOR WITH UNIT DELAY PER BIT

IP.com Disclosure Number: IPCOM000006092D
Original Publication Date: 1991-Apr-01
Included in the Prior Art Database: 2001-Dec-03
Document File: 1 page(s) / 56K

Publishing Venue

Motorola

Related People

Lanny L. Parker: AUTHOR

Abstract

The incrementor implemented in the diagram below has the advantage of speed in propagating the carry from least significant bit to most significant bit. As the carry propagates, each incrementor bit cell presents only one gate delay in the carry chain. Therefore, this carry chain timing is not dependent on an RC time constant that is a limiting factor in some long word lengths. Typical delays of OSNS per incrementor stage, plus an additional 1NS delay for the last stage from 'COUT' valid to the signal 'OUT' being valid gives the following delays: 32 - BIT INCREMENTOR 17NS 16 - BIT INCREMENT'OR 9NS 8 - BIT INCREMENTOR 5NS As the name of INC-EVEN and INC-ODD indicate, the data word is built by alternating the placement of these cells for the corresponding bit position of the data word. Note that the INC-EVEN cell will increment the signal 'IN' when the CIN port is high and that the INC-ODD cell will increment the 'IN' signal when the CIN port is low. The polarity of the carry signal 'COUT' thus alternates, depending on the bit position in the data word.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 71% of the total text.

Page 1 of 1

0 M

MOTOROLA INC. Technical Developments Volume 12 April 1991

CMOS COMBINATION INCREMENTOR WITH UNIT DELAY PER BIT

by Lanny L. Parker

   The incrementor implemented in the diagram below has the advantage of speed in propagating the carry from least significant bit to most significant bit. As the carry propagates, each incrementor bit cell presents only one gate delay in the carry chain. Therefore, this carry chain timing is not dependent on an RC time constant that is a limiting factor in some long word lengths. Typical delays of OSNS per incrementor stage, plus an additional 1NS delay for the last stage from 'COUT' valid to the signal 'OUT' being valid gives the following delays:

32 - BIT INCREMENTOR 17NS 16 - BIT INCREMENT'OR 9NS

8 - BIT INCREMENTOR 5NS

  As the name of INC-EVEN and INC-ODD indicate, the data word is built by alternating the placement of these cells for the corresponding bit position of the data word. Note that the INC-EVEN cell will increment the signal 'IN' when the CIN port is high and that the INC-ODD cell will increment the

'IN' signal when the CIN port is low. The polarity of the carry signal 'COUT' thus alternates, depending on the bit position in the data word.

  By inverting both the input 'IN' and output 'OUT' signals, the increment function is changed into the decrement function. Again, the feature of the carry chain propagating with only one gate delay per bit cell is maintained. By including latches in the basic cell, these new cells can...