Browse Prior Art Database

MPP TO SOFTCODE AND REUSE RTL MODELS

IP.com Disclosure Number: IPCOM000007743D
Original Publication Date: 1996-Aug-01
Included in the Prior Art Database: 2002-Apr-18
Document File: 6 page(s) / 288K

Publishing Venue

Motorola

Related People

Mike Braddock: AUTHOR [+5]

Abstract

A typical chip design process involves develop- ing the RTL (Register Transfer Language) model or behavioral hardware logic design model with spe- cific application or customer requirements. Future projects typically redesign the behavioral hardware logic design model from scratch. Even in the cases where models were "borrowed" from previous proj- ects, these models must be significantly altered to meet the new requirements.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 23% of the total text.

Page 1 of 6

M-LA Technical Developments

8

MPP TO SOFTCODE AND REUSE RTL MODELS

by Mike Braddock, Ann Chin, Jeff Freeman, Kevin Johnston and Carol Taylor INTRODUCTION

  A typical chip design process involves develop- ing the RTL (Register Transfer Language) model or behavioral hardware logic design model with spe- cific application or customer requirements. Future projects typically redesign the behavioral hardware logic design model from scratch. Even in the cases where models were "borrowed" from previous proj- ects, these models must be significantly altered to meet the new requirements.

  This paper describes MPP (Motorola Register Transfer Language Pre-Processor), a software tool that can be used to "parameterize" an RTL model and allow an RTL model to be designed up-front for a variety of configurations and applications. Thus, an RTL logic design source model may be reused for future projects without requiring significant changes to the RTL model.

sages to standard output. Although MPP is intended as a Front-end tool for an RTL logic design model, it does not recognize any specific RTL syntax. Hence, MPP can be used to sottcode a Verilog HDL model, VHDL model, etc.

  Each logic design model has a set ofparameters associated with it. These parameters indicate the set of functional or logic features that can be added to or removed from an RTL logic design model based on values assigned to the parameters. A list of param- eters along with their range of valid values, default values, and a description of their effect on the logic design may be given to a customer. Depending on the specific application, the customer will assign val- ues to the parameters. With MPP, one may check for the validity ofthe values assigned to these param- eters. The parameterized RTL logic design model will have MPP directives embedded in the RTL code. This allows instantiation of different functional or logic units in the RTL model based on the assigned parameter values, It also allows multiple instantia- tions of functional or logic units in the RTL model based on the assigned parameter values. MPP is then used to generate customized or application specific RTL models from the parameterized RTL model. No parameters or MPP directives will appear in the final generated RTL model.

  Figure 1 illustrated on the next page shows the use of MPP to generate three application specific RTL models from the same RTL parameterized logic design source model when three sets of parameter values are provided.

DESCRIPTION

  MPP is a general-purpose text preprocessor that can be used to sotlcode an RTL model or behavioral hardware logic design model. MPP allows entire major timctional or logic units to be included in or removed from the RTL model in any given application spe- cific implementation. Therefore, all logic designs modeled in RTL using MPP are reconfigurable and reusable by future projects without requiring signif- icant changes to the RTL model.

  MPP performs macro substitution, c...