Browse Prior Art Database

Method for synchronizing redundant platforms via packet-level throttling of the high-speed interface between the north and south bridge components

IP.com Disclosure Number: IPCOM000008221D
Publication Date: 2002-May-28
Document File: 3 page(s) / 75K

Publishing Venue

The IP.com Prior Art Database

Abstract

Disclosed is a method for synchronizing redundant platforms via packet-level throttling of the high-speed interface between the north and south bridge components. Benefits include improved functionality.

This text was extracted from a Microsoft Word document.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 50% of the total text.

Method for synchronizing redundant platforms via packet-level throttling of the high-speed interface between the north and south bridge components

Disclosed is a method for synchronizing redundant platforms via packet-level throttling of the high-speed interface between the north and south bridge components. Benefits include improved functionality.

Background

              A number of different approaches can be used to make systems highly available. One method is redundant execution on two identical platforms via packet-level throttling of the high-speed interface between the north and south bridge components. The system appears as a single platform to the external world but internally duplicates all communication and execution. When the primary platform fails, control logic immediately switches to the secondary platform with no perceived loss of data/control to the external world. This approach is effective while synchronization between the primary and secondary platforms is maintained.

              For many systems, platform synchronization is performed via software on each platform that communicates with each other via existing hardware interfaces. This approach explicitly limits the failover time.

              In many conventional solutions, the granularity of synchronization can be high because each platform must define synchronization events for the entire platform rather than just one interface.

              Conventional platform-level hardware solutions use wait states at the processor bus and PCI bus to throttle traffic for synchronization. This solution has created many difficulties w...