Dismiss
There will be a system update on Friday, May 5th, 6 PM ET. You may experience a brief service interruption.
Browse Prior Art Database

Method for a framed structure for the efficient probing of a DSP-based transceiver

IP.com Disclosure Number: IPCOM000008310D
Publication Date: 2002-Jun-04
Document File: 3 page(s) / 86K

Publishing Venue

The IP.com Prior Art Database

Abstract

Disclosed is a method for a framed structure for the efficient probing of a digital signal processing (DSP) based transceiver. Benefits include improved performance and improved ease of design.

This text was extracted from a Microsoft Word document.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 62% of the total text.

Method for a framed structure for the efficient probing of a DSP-based transceiver

Disclosed is a method for a framed structure for the efficient probing of a digital signal processing (DSP) based transceiver. Benefits include improved performance and improved ease of design.

Background

              In DSP-based transceiver designs, on-chip data-path signal probing is required to validate the design of the system as well as the implementation. Because these digital signals (words) contain many bits, many digital I/O pins are required to output the signal from the chip. I/O pin availability becomes an issue. In some applications, the number of the digital I/O pins may be so limited that the probing of internal signals becomes impossible.

Description

              The disclosed method includes a framed structure for probing a DSP-based transceiver. The

method contains the following components:

·        Digital frame

·        High-rate synchronous clock

·        On-chip parallel-to-serial (P/S) converter

·        Off-chip serial-to-parallel (S/P) converter

·        Frame detector

·        Digital-to-analog (D/A) converter

              A P/S converter changes the bussed signal (word) into serial format using a high-rate synchronous clock (see Figure 1). The serialized signal is framed then sent off the chip along with the synchronous clock. Using this procedure, only two I/O pins are required. When the signal is received off-chip, a frame detector is applied to resynchronize the data. An S/P converter recovers the bussed signal.

              At the same time, the synchron...