Browse Prior Art Database

Method for an offset-free load independent voltage reference diode

IP.com Disclosure Number: IPCOM000008676D
Publication Date: 2002-Jul-02
Document File: 4 page(s) / 102K

Publishing Venue

The IP.com Prior Art Database

Abstract

Disclosed is a method for an offset-free load independent voltage reference diode. Benefits include improved functionality and improved electrical measurement.

This text was extracted from a Microsoft Word document.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 62% of the total text.

Method for an offset-free load independent voltage reference diode 

Disclosed is a method for an offset-free load independent voltage reference diode. Benefits include improved functionality and improved electrical measurement.

Background

      The offset voltages of real operation amplifiers represent a considerable error source in electrical measurements and in many other application areas.

      Various conventional static and dynamic offset compensation methods exist to reduce offset voltages to a minimum. All methods are characterized by a high technical effort and/or additional impulse interference levels.

Description

      The disclosed method includes an operation amplifier (OPA) afflicted with offset voltages. It is switched together with a transistor (bipolar or MOSFET) so that the required output voltage (reference voltage) is offset free and indicates the load capacity of the operation amplifier (see Figure 1).

      By the selection of the transistors (TR1/TR2) and the corresponding reference current direction, the situation of the reference diode voltage (VREF1/VREF2) is determined.

      This method is applicable to integrated and discrete circuit technology.

      The key elements of the method include:

·        The offset-free load independent voltage reference diode REFdiod1/REFdiod2 (see Figure 2) consists of operation amplifier OPA and the transistor TR1/TR2.

·        TR1 represents an   npn-Bipolar transistor/nMOS transistor with its ports base/gate, emitter/ source and collector/drain.     

·        TR2 represents an...