Dismiss
InnovationQ will be updated on Sunday, Oct. 22, from 10am ET - noon. You may experience brief service interruptions during that time.
Browse Prior Art Database

ENHANCED INTERRUPT CAPACITY IN A QUEUE INTERFACE

IP.com Disclosure Number: IPCOM000009089D
Original Publication Date: 1999-Jun-01
Included in the Prior Art Database: 2002-Aug-07
Document File: 2 page(s) / 60K

Publishing Venue

Motorola

Related People

Ezra Baruch: AUTHOR [+2]

Abstract

This proposal relates to a Queued Serial Parallel Interface (QSPI) which is used in connection with Micro Controller Units (MC&). The figure illus- trates a QSPI with a RAM (Control and Data RAM), a control block, a queue pointer, and a buffer/shift register. Using the pointer and the control block, the register transfers queue data from the data RAM to a serial output.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 95% of the total text.

Page 1 of 2

0 M

MOTOROLA Technical Developments

ENHANCED INTERRUPT CAPACITY IN A QUEUE INTERFACE

by Ezra Baruch and Yaron Gold

INTRODUCTION SOLUTION

  This proposal relates to a Queued Serial Parallel Interface (QSPI) which is used in connection with Micro Controller Units (MC&). The figure illus- trates a QSPI with a RAM (Control and Data RAM), a control block, a queue pointer, and a buffer/shift register. Using the pointer and the control block, the register transfers queue data from the data RAM to a serial output.

PROBLEM

  An End Of Transfer Interrupt Enable Code (EOTI) is part of the queue entries. EOTI is, prefer- ably, stored in the control RAM and can be set for any queue entry.

  Before (or after) transferring the queue entry in which EOTI is set (e.g., entry 4) to the register, the controller asserts an End Of Transfer (EOT) flag. An MCU-interrupt follows and the end of the sub- sequence is communicated to the user program.

Usually, the end of a queue (e.g., at entry 8) is This solution offers more flexibility because an indicated in the control RAM by an End-of-Queue- interrupt can be generated at any queue entry.

Flag (EOQ). It may be beneficial in some cases to know when a specific sub-sequence (e.g., with entries 0 to 4) has been transferred without waiting to the queue end.

Q Motorola, 1°C. ,999 35 June I999

[This page contains 15 pictures or other non-text objects]

Page 2 of 2

MO-LA Technical Developments

DATA RAM

I

e

EOTI

I :

BUFFER 62 SHIfl REGISTER

0 Motoro,a.I...