Browse Prior Art Database

Method for a processor socket impedance test adapter

IP.com Disclosure Number: IPCOM000009600D
Publication Date: 2002-Sep-04
Document File: 5 page(s) / 92K

Publishing Venue

The IP.com Prior Art Database

Abstract

Disclosed is a method for a processor socket impedance test adapter. Benefits include an improved testing environment.

This text was extracted from a Microsoft Word document.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 50% of the total text.

Method for a processor socket impedance test adapter

Disclosed is a method for a processor socket impedance test adapter. Benefits include an improved testing environment.

Background

        � � � � � The conventional method of validating power delivery system impedance is to observe the voltage transient while using a test tool, called a voltage transient test tool. It connects to a processor socket and applies a high di/dt step-load current to the power distribution system. The resulting voltage waveform is observed and used as pass/fail criteria. The voltage transient test tool can not provide a step-load current waveform that is an exact match to the step load the processor would generate due to the difficulties in controlling large amounts of current over short periods of time. The adequacy of the high frequency impedance of the power distribution system for the processor is difficult to verify.

        � � � � � A socket impedance test tool differs from a voltage transient test tool in that a socket impedance test tool enables the characterization of the power delivery system impedance in the frequency domain.

Description

        � � � � � The disclosed method is a processor socket impedance test adapter. It provides a signal interface that connects to a network analyzer. The processor socket impedance test adapter provides an interface between the network analyzer and the processor power delivery system. The adapter enables the measurement of the frequency domain output impedance of the power delivery system. The disclosed method provides an accurate method for the characterization, validation, and qualification of the frequency domain electrical characteristics of the processor power delivery system.

        � � � � � The n...