Browse Prior Art Database

Method for the selective renaming of 32-bit architecture instructions

IP.com Disclosure Number: IPCOM000009702D
Publication Date: 2002-Sep-11
Document File: 2 page(s) / 85K

Publishing Venue

The IP.com Prior Art Database

Abstract

Disclosed is a method for the selective renaming of 32-bit architecture instructions. Benefits include improved performance.

This text was extracted from a Microsoft Word document.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 50% of the total text.

Method for the selective renaming of 32-bit architecture instructions

Disclosed is a method for the selective renaming of 32-bit architecture instructions. Benefits include improved performance.

Background

              In conventional 32-bit architecture, an architectural register consumed by an instruction may have been previously consumed but not modified by another instruction. In this case, the current instruction is required to allocate a new location for the register so the scheduling of other consumers of the register is not hindered.

Description

              The disclosed method is a mechanism for selectively renaming 32-bit architecture instructions. If an instruction produces the same architectural register that it consumes and is the sole consumer of that value, its source/destination register is not required to be renamed. Allocation of a physical register is not required by the renamer.

Advantages

              The disclosed method provides advantages including:

•             Reduced number of register allocations

•             Reduced gate count

•             Improved power consumption

•             Reduced lifetime of registers significantly, enabling a machine to have fewer physical registers for any given instruction window and pipeline depth

•             Wide-processor data locality without scheduler attention

Detailed description

              The disclosed method enables a single register consumer to write into the same architectural register.

              An exception handler is an implicit consumer of the destination of each register...