Browse Prior Art Database

Data address line test for write once memorys

IP.com Disclosure Number: IPCOM000013331D
Original Publication Date: 1999-Nov-01
Included in the Prior Art Database: 2003-Jun-18
Document File: 3 page(s) / 68K

Publishing Venue

IBM

Related People

Tim Crockett: AUTHOR

Abstract

This disclosure describes a memory test algorithm that tests the address and data lines of a PROM device that allows multiple runs of the test without replacing the ROM. With normal memory tests, values are written to a set of addresses multiple times. Each time the test is repeated the current value can be erased and a new value written. For PROM or EPROM type memories the cleared state of an address is with all its bits set to '1'. Writing to the address consists of changing set bits to '0'. Once a bit is set to '0' it cannot be set back to '1'. When a conventional memory test writes to a PROM it can only be performed once. Each additional test run requires that the PROM be replaced with a blank. One of the goals of the memory test is to detect faults that have a low probability of occurrence such as timing faults. To do this the test must be performed multiple times. Replacing the PROM each time the test is run is not only impractical but almost useless. By comparing the value to be written to the value pressent at the target address it is possible to make the test repeatable.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 56% of the total text.

Page 1 of 3

Data address line test for write once memorys

   This disclosure describes a memory test algorithm that tests the address and data lines of a PROM device that allows multiple runs of the test without replacing the ROM. With normal memory tests, values are written to a set of addresses multiple times. Each time the test is repeated the current value can be erased and a new value written. For PROM or EPROM type memories the cleared state of an address is with all its bits set to '1'. Writing to the address consists of changing set bits to '0'. Once a bit is set to '0' it cannot be set back to '1'. When a conventional memory test writes to a PROM it can only be performed once. Each additional test run requires that the PROM be replaced with a blank. One of the goals of the memory test is to detect faults that have a low probability of occurrence such as timing faults. To do this the test must be performed multiple times. Replacing the PROM each time the test is run is not only impractical but almost useless. By comparing the value to be written to the value pressent at the target address it is possible to make the test repeatable.

   The test algorithm reads a list of address value pairs from a constant table. The address value pairs are chosen to thourghly exersise the address data lines to the PROM. Like a normal memory test, the values are written to their addresses according to the table and then read back and compared. The difference is that before each value is writ...