Browse Prior Art Database

A CONNECTION LINES DESIGN WITH BALANCED RESISTANCE

IP.com Disclosure Number: IPCOM000014298D
Original Publication Date: 1999-Nov-01
Included in the Prior Art Database: 2003-Jun-19
Document File: 2 page(s) / 514K

Publishing Venue

IBM

Related People

Shinji Takasugi: AUTHOR [+3]

Abstract

Disclosed is a line pattern to minimize connection lines' resistance difference, which causes brightness difference on flat-panel displays.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 100% of the total text.

Page 1 of 2

A CONNECTION LINES DESIGN WITH BALANCED RESISTANCE

   Disclosed is a line pattern to minimize connection lines' resistance
difference, which causes brightness difference on flat-panel displays.

       Figure 1 shows connection lines between external and internal circuit
of a flat-panel display. Having a different pitch on each side, the lines have
different lengths, and they have different resistance because a line's
resistance is given by the ratio of its length and width. The resistance
difference can be noticeable as brightness difference on the display.

       Figure 2 shows the new pattern that minimizes the resistance difference.
Outer lines are bent to have wider space that allows them to have wider width,
and inner lines have a serpentine shape to increase their length, which shape
gives them higher resistance without decreasing their width. Figure 3 and 4
show the pattern in detail. The lines thus have the same resistance, and the
resistance difference is minimized as shown in Figure 5.

1

[This page contains 378 pictures or other non-text objects]

Page 2 of 2

2

[This page contains 196 pictures or other non-text objects]