Browse Prior Art Database

Outlet Box with delay circuit for UPS

IP.com Disclosure Number: IPCOM000014376D
Original Publication Date: 2001-Jul-01
Included in the Prior Art Database: 2003-Jun-19
Document File: 1 page(s) / 41K

Publishing Venue

IBM

Abstract

Disclosed is a system for an AC outlet box of UPS to avoid an initial overload error indication of UPS. When many PCs and peripherals are connected an UPS and are powered on at the UPS, an overload error can be indicated on the UPS even if the total load is within the UPS Spec. This is because of in-rush current of total load. To avoid this error indication, this outlet box has two groups of outlets ,group1and 2, as below, which is so made that outlets group2 are powered on at 1 second late after the outlet AC input comes and group1 power on by means of timer and relay circuit. This results in splitting the in-rush current value into two times and avoiding initial overload situation.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 100% of the total text.

Page 1 of 1

Outlet Box with delay circuit for UPS

    Disclosed is a system for an AC outlet box of UPS to avoid an initial overload
error indication of UPS. When many PCs and peripherals are connected an UPS
and are powered on at the UPS, an overload error can be indicated on the UPS even
if the total load is within the UPS Spec. This is because of in-rush
current of total load. To avoid this error indication, this outlet box has two
groups of outlets ,group1and 2, as below, which is so made that outlets group2
are powered on at 1 second late after the outlet AC input comes and group1 power
on by means of timer and relay circuit. This results in splitting the in-rush
current value into two times and avoiding initial overload situation.

AC UPS OUTPUT

( )

( )

timer

Outlet GRP 1

RLY

( )

( )

Outlet GRP 2

1

[This page contains 1 picture or other non-text object]