Browse Prior Art Database

Method And Apparatus For Periodic Speed Indicators Of High-speed I/O Subsystems

IP.com Disclosure Number: IPCOM000014449D
Original Publication Date: 2000-Jun-01
Included in the Prior Art Database: 2003-Jun-19
Document File: 2 page(s) / 40K

Publishing Venue

IBM

Abstract

Method And Apparatus For Periodic Speed Indicators Of High-speed I/O Subsystems

This text was extracted from a PDF file.
This is the abbreviated version, containing approximately 62% of the total text.

Page 1 of 2

Method And Apparatus For Periodic Speed Indicators Of High-speed I/O

Subsystems

Disclosed is the method and apparatus to implement periodic speed indicators for high-speed I/O subsystems which will inform the users of the system when the interconnects of these high-speed I/O subsystems are not configured and running at their maximum speed mode for normal operation.

The system will maintain in NVRAM the speed table for all high-speed I/O subsystems of the machine. The system firmware and the dedicated service processor's firmware can both access to NVRAM. Associated with each I/O subsystem is a flag in NVRAM which is used by the two firmware codes for handshaking purpose. When the flag is set by the system firmware, it tells the service processor firmware to write the speed value of the corresponding I/O subsystem to its own operator panel. When the service processor firmware completes the update, it clears the flag to indicate that the speed value has been displayed to the operator panel.

The handshake flags are cleared by the service processor firmware during initial system power-on and before the system firmware starts configuring the high-speed I/O subsystems. The service processor firmware will then run a periodic task to examine these flags, and act upon individual flag being set.

When the system firmware completes the initialization and configuration of the I/O subsystems, it updates the speed table in NVRAM. Then the system firmware sets all handshake flag...