Browse Prior Art Database

The method to handle several random write cache data collectively

IP.com Disclosure Number: IPCOM000014627D
Original Publication Date: 2000-Apr-01
Included in the Prior Art Database: 2003-Jun-20
Document File: 1 page(s) / 34K

Publishing Venue

IBM

Abstract

Disclosed is a method to support below functions. 1. Write the data simultaneously which doesn't exist sequentially on buffer. 2. Handle "skip write" efficiently. (skip write write the data simultaneously which exists sequentially on buffer but of which LBA is not sequential.) In traditional way , above No1 was unrealizable. And bout No2 , overhead of microcode is too large. Because microcode has to check each LBA's flag(which indicates "this LBA should be write or not").

This text was extracted from a PDF file.
This is the abbreviated version, containing approximately 100% of the total text.

Page 1 of 1

The method to handle several random write cache data collectively

Disclosed is a method to support below functions.

          1. Write the data simultaneously which doesn't exist sequentially on
buffer.

          2. Handle "skip write" efficiently. (skip write = write the data
simultaneously which exists sequentially on buffer but of which LBA is not
sequential.)

         In traditional way , above No1 was unrealizable. And bout No2 ,
overhead of microcode is too large. Because microcode has to check each LBA's
flag(which indicates "this LBA should be write or not").

         Our new method handle plural write cache data by LIST which has 3
parameters for each entry. H/W execute data transfer based on that LIST.

3 parameters are ... Start LBA , End LBA and Start Page .

For Example

            LBA 0h - Fh in PAGE 100h - 110h (here , PAGE means buffer
address.)

LBA 10h - 20h in PAGE 200h - 210h
LBA 22h - 30h in PAGE F0h - FEh

is the Write cache data to be executed , Microcode make LIST as below.

Offset
Address

End LBA (4
Bytes)

                              Start Page (2
Bytes)
00h

0Ch
18h 0h Fh 100h
24h 10h 20h 200h
30h 22h 30h 0F0h
3Ch
48h

:

:

H/W executes data transfer based on above LIST, and issue
interrupt to notice all of entry is finished when complete the
write of LBA 30h.

Start LBA (4
Bytes)

1