Browse Prior Art Database

The Event Bus

IP.com Disclosure Number: IPCOM000015697D
Original Publication Date: 2002-Apr-01
Included in the Prior Art Database: 2003-Jun-20
Document File: 3 page(s) / 84K

Publishing Venue

IBM

Abstract

This is the communication method of each event information between devices. In a traditional method, the hardware interrupt from each device needs the specific hardware interrupt controller to inform any processor of it, also a processor needs the shared memory for the synchronization between each software task. In this method, all of above events, including the hardware interrupt and software task synchoniation, can be informed to all devices connected the event bus simultaneously without the specific hardware interrupt controller or

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 83% of the total text.

Page 1 of 3

The Event Bus

This is the communication method of each event information between devices. In a traditional method, the hardware interrupt from each device needs the specific hardware interrupt controller to inform any processor of it, also a processor needs the shared memory for the synchronization between each software task. In this method, all of above events, including the hardware interrupt and software task synchoniation, can be informed to all devices connected the event bus simultaneously without the specific hardware interrupt controller or
the shared memory.

Figure 1 indicates the traditional system with hardware interrupt controller. Figure 2 indicates the event bus system. Figure 3 indicates the event bus timing chart. Figure 4 indicates the event bus flow chart.

Figure 1

Interrupt Controller

 Select Signal from Control Register

AND

AND

AND

AND

OR OR

Processor

0

Processor

1

Device Device(DMA)

(Ethernet)

 Data Memory

Data Bus

Instruction Bus

Instruction Memory

Figure 2

1

[This page contains 14 pictures or other non-text objects]

Page 2 of 3

Event Bus

Data Bus

Instruction Bus

Processor

0

Processor

1

Device Device(DMA)

(Ethernet)

 Data Memory

Instruction Memory

Figure 3

Event Bus Transfer Timing Chart

Hiz state is installed after Event Number

All Signals are Pulluped

   Event Number is drived to High or Low

Event Bus D6 Event Bus D5 Event Bus D4 Event Bus D3 Event Bus D2 Event Bus D1

Clock

Event Bus D7

Event Bus D0

Device 6

Device 4SelectedSelected

Device 2

Sel...