Dismiss
InnovationQ will be updated on Sunday, Oct. 22, from 10am ET - noon. You may experience brief service interruptions during that time.
Browse Prior Art Database

Adapter card address on a single pin

IP.com Disclosure Number: IPCOM000016061D
Original Publication Date: 2002-Jul-11
Included in the Prior Art Database: 2003-Jun-21
Document File: 2 page(s) / 50K

Publishing Venue

IBM

Abstract

A telecommunication product such as a hub or a router is made of one or two processor cards, one or two switch cards and several adapters. Each adapter must have a unique card address in the equipment. Due to the number of adapters in the system several pins are dedicated on each adapter connector to this function. With the current invention these connector pins are replaced by only one pin. The following figure describes the principle of the invention based on four adapters for the ease of description. Backplane F/4

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 66% of the total text.

Page 1 of 2

Adapter card address on a single pin

A telecommunication product such as a hub or a router is made of one or two processor cards, one or two switch cards and several adapters. Each adapter must have a unique card address in the equipment. Due to the number of adapters in the system several pins are dedicated on each adapter connector to this function. With the current invention these connector pins are replaced by only one pin.

The following figure describes the principle of the invention based on four adapters for the ease of description.

Backplane

F/4

F/8

F/16

F/32

Dividers

OSC = F

Frequency G enerator

A dapter #1

Decode Logic

Card #1 A ddress

slot #1

slot #2

slot #3

slot #4

It should be noted that the frequency generator can be located either onto the backplane or the processor card(s) or the switch card(s).

The following figure describes the decode logic located on each adapter card.

A dapter #2

D ecode Logic

Card #2 A ddress

A dapter #3

D ecode Logic

Card #3 A ddress

A dapter #4

D ecode Logic

Card #4 A ddress

S w itch card (s)

P ro c e s s o r c a rd (s )

1

Page 2 of 2

O s c illa to r

4-bit C ounter

4-bit Latch

Freq. = F

Q a IN Q b

Q c

C L Q d

D 0 Q 0 D 1 Q 1 D 2 Q 2 D 3 Q 3

CK

4-bit Card A ddress

S ync_Latch

CK

D Q

Backplane Pin

cnt = 2 cnt = 2 cnt = 2 cnt = 2

cn t = 4

F_in = F/16 cn t = 8

cn t = 4

The backplane pin receives a clock signal which is different depending on the adapter slot. A sync_latch synchronizes this incoming clock on the rising edge of a...