Dismiss
InnovationQ will be updated on Sunday, Oct. 22, from 10am ET - noon. You may experience brief service interruptions during that time.
Browse Prior Art Database

Serial Shifting Interface (S 2 I)

IP.com Disclosure Number: IPCOM000018455D
Original Publication Date: 2002-Sep-01
Included in the Prior Art Database: 2003-Jul-23
Document File: 1 page(s) / 348K

Publishing Venue

Siemens

Related People

Carlos E. Medina: AUTHOR

Abstract

A Serial Shifting Interface (S2I) is intended to be used in cases where one side (the control side) is in a protected EMI (electromagnetic interference) safe environment, whereas the other side (the module under control) could be into high electrical noisy environments (e.g. high voltage modules, high cur- rent switching, under ionized radiation) where CPUs (central processing units) could be affected in a negative manner. The physical layer of a point to point communication protocol requires one single CPU running the soft- ware in the control side, and discrete logic without CPU, in the module under control, to receive and transmit digital information by three fiber optics. The single CPU will be responsible for sending data to the module and for interpreting the data sent by the module.

This text was extracted from an ASCII text file.
This is the abbreviated version, containing approximately 100% of the total text.

Bauelemente

Serial Shifting Interface (S 2 I)

Idee: Carlos E. Medina, US–Concord

A Serial Shifting Interface (S2I) is intended to beused in cases where one side (the control side) is in aprotected� EMI� (electromagnetic� interference)� safeenvironment, whereas the� other� side� (the� moduleunder� control)� could� be� into high electrical noisyenvironments (e.g. high voltage modules, high cur-rent switching, under ionized radiation) where CPUs(central processing units)� could� be� affected� in� anegative manner.

The physical layer of a point to point communicationprotocol requires one single CPU running the soft-ware in the control side, and discrete logic withoutCPU, in the� module� under� control,� to� receive� andtransmit digital information by three fiber optics. Thesingle CPU will be responsible for sending data tothe module and for interpreting the data sent by themodule.

The new system is less complex in comparison tostate of the art systems and it has a predefined resetcondition, so that this recoverable feature of S2I willpermit the two modules to be completely independ-ent, and the communication could be established atany moment.

Chipeinheiten

up“ aufgesetzt, d.h. die

3