Browse Prior Art Database

Method for simulator/hardware test reuse

IP.com Disclosure Number: IPCOM000018660D
Publication Date: 2003-Jul-30
Document File: 3 page(s) / 194K

Publishing Venue

The IP.com Prior Art Database

Abstract

Disclosed is a method for simulator/hardware test reuse. Benefits include an improved test environment, an improved development environment, and improved reliability.

This text was extracted from a Microsoft Word document.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 54% of the total text.

Method for simulator/hardware test reuse

Disclosed is a method for simulator/hardware test reuse. Benefits include an improved test environment, an improved development environment, and improved reliability.

Background

� � � � � In the area of network processor software testing, there are two distinct environments under which network processor software components can be tested. One is in a network processor simulation environment. The other is in actual network processor hardware. The test conditions and infrastructure requirements for these environments are very different and often require complete duplication of the test automation effort.

        � � � � � Conventionally, software components are tested using automated test scripts on a simulator until hardware is available. These scripts typically require weeks of development time. When hardware becomes available, the scripts are completely rewritten to test the software component in the hardware environment.

General description

� � � � � The disclosed method unifies simulator-based testing and network processor hardware-based testing into a common framework that enables automated testing for both environments. The method eliminates the requirement to develop and support separate test infrastructures.

Advantages

        � � � � � The disclosed method provides advantages, including:

•        � � � � Improved test environment due to unifying the network processor simulator and hardware test environments for network processor software components under a common test framework

•        � � � � Improved development environment due to the reuse of tests in the simulator and hardware environments for the debug process, which shortens development time

•        � � � � Improved reliability due to improved test results reproducibility because the tests can be used in both the simulator and hardware test environments

Detailed description

� � � � � The disclosed method contains a test harness framework comprised of three main layers (see Figure 1). The first layer is the scripting layer which interfaces between the user and the test harness. This layer enables the user to define different types of test case scripts using high-level commands related to configuration/initialization, traffic generation, and test case control.

� � � � � The second layer is the test harness that provides a communication mechanism between the user-defined scripts and the simulator or the hardware. The test harness takes user-defined scripts as input, parses out the appropriate commands and data, and passes it t...