The Prior Art Database and Publishing service will be updated on Sunday, February 25th, from 1-3pm ET. You may experience brief service interruptions during that time.
Browse Prior Art Database

Method for an efficient data-address monitor

IP.com Disclosure Number: IPCOM000019849D
Publication Date: 2003-Oct-01
Document File: 2 page(s) / 38K

Publishing Venue

The IP.com Prior Art Database


Disclosed is a method for an efficient data-address monitor. Benefits include improved performance.

This text was extracted from a Microsoft Word document.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 58% of the total text.

Method for an efficient data-address monitor

Disclosed is a method for an efficient data-address monitor. Benefits include improved performance.


         Microprocessors are frequently required to perform some function when a program generates a particular address. For example, data breakpoints (also called watch points) operate by monitoring the stream of data addresses from a program. When a particular address is encountered, the hardware must stop the execution of the program.

         Some other areas that involve data address monitoring are: atomic primitives (e.g., load-linked/store-conditional) and synchronization operations.

         Conventionally, a full address compare for this function is performed. A full compare takes more time and power than a partial compare.

General description

         The disclosed method is an efficient data-address monitor. It is a low-complexity solution. A partial address decode is stored in the appropriate translation look-aside buffer (TLB) entry when the entry corresponding to the monitored address is filled. The remainder of the address is decoded with a narrow comparator whenever a data address is presented. When both the TLB signal and the comparator match, the monitor has found a match.


         The disclosed method provides advantages, including:

•         Improved performance due to faster clock rates and lower power because of reduced logic for comparisons

•         Improved performance due to reduced complexity

Detailed description

         The disclosed method can be...