Browse Prior Art Database

MINIMAL FUNCTION HARDWARE MONITOR

IP.com Disclosure Number: IPCOM000022965D
Original Publication Date: 1976-May-31
Included in the Prior Art Database: 2004-Mar-27
Document File: 4 page(s) / 412K

Publishing Venue

Xerox Disclosure Journal

Abstract

The described system provides in a physically small package an optimized implementation of key computer performance measurement algorithms. It is capable either of being attached externally by voltage probes, or of incorporation internally as an integral part of the computer system to be measured, Rudimentary i/O is provided, for the purpose of loading microinstructions and initialization parameters and for the subsequent unloading of measurement data, Typical of the parameters the user would supply are:

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 54% of the total text.

Page 1 of 4

XEROX DISCLOSURE JOURNAL

MINIMAL FUNCTION H~RDW~RE MONITOR
James Hughes

Proposed Classification
TJ~S~C1~ 34O/172~5
mt. Cl, G06f 1/00

The described system provides in a physically small package
an optimized implementation of key computer performance
measurement algorithms. It is capable either of being
attached externally by voltage probes, or of incorporation
internally as an integral part of the computer system to be
measured, Rudimentary i/O is provided, for the purpose of
loading microinstructions and initialization parameters and
for the subsequent unloading of measurement data, Typical
of the parameters the user would supply are:

system states marking initiation and termination of
the interval of interest;

Volume 1 Number 5 May 1976 59

[This page contains 1 picture or other non-text object]

Page 2 of 4

MINIMAL FUNCTION HARDWARE MONITOR (Cont~d)

a base address defining a block whose execution
intensity is to be mapped;

a threshold time for a defined system state, which
when exceeded gives rise to an error or other
significant situation.

Referring to the data flow diagram, register X 2 captures
digital signals from the system being observed. Its fields
are compared for equality with the contents of C~Mwords,
subject to software-controllable logic masking defined by
M register 4. The result, expressed as a match-bit per
word, is passed to the conditional control C register 6.
Register Y 8 conditionally captures a snapshot of X 7 for
subsequent use, Register Z 10 holds a parameter which ma...