Browse Prior Art Database

Method for capacitor-mountable sockets

IP.com Disclosure Number: IPCOM000023817D
Publication Date: 2004-Mar-31
Document File: 4 page(s) / 107K

Publishing Venue

The IP.com Prior Art Database

Abstract

Disclosed is a method for capacitor-mountable sockets. Benefits include improved functionality, improved performance, and improved design flexibility.

This text was extracted from a Microsoft Word document.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 57% of the total text.

Method for capacitor-mountable sockets

Disclosed is a method for capacitor-mountable sockets. Benefits include improved functionality, improved performance, and improved design flexibility.

Background

         Socket designs are required for power delivery applications. Many efforts have been made to reduce path lengths from capacitors situated on a motherboard to the chip. Shortened path lengths make bypass parasitic inductance and resistance low and result in less capacitance requirements and high performance decoupling.

         The continuous enhancement of central processing unit (CPU) performance with higher clock frequencies requires a high-performance power delivery system. To supply the power required by CPU circuits without delay, bulk and decoupling capacitors have been placed between a main power supply and the chip. The general guideline for the placement of decoupling capacitors is that they should be located as close to CPUs as physically possible.

         The conventional solution places decoupling capacitors on a CPU package and a motherboard. Although the placement reduces loop inductances and provides higher decoupling and less noise, the limited space becomes easily fully populated and requires valuable space on the motherboard (see Figure 1).

General description

         The disclosed method is a socket with capacitors mounted along the four sides of the frame. Due to shortened distances from the capacitors on a socket to CPUs, the disclosed method removes the parasitic resistance and inductance of the motherboard, improving the power delivery performance.

         The key elements of the method include:

•         Layout of power and ground pins for metal strip edge connection

•         Connections from decoupling capacitors to socket I/O pins

Advantages

         The disclosed method provides advantages, including:

•         Improved functionality due to enabling higher densities for an integrated system

•         Improved performance due...