Browse Prior Art Database

VIDEO SIGNAL WHITE LEVEL CORRECTOR

IP.com Disclosure Number: IPCOM000025029D
Original Publication Date: 1983-Jun-30
Included in the Prior Art Database: 2004-Apr-04
Document File: 2 page(s) / 55K

Publishing Venue

Xerox Disclosure Journal

Abstract

A video signal white level corrector is disclosed wherein a digital memory is used to store a correction signal which is applied to a signal multiplier to remove white level shading which results from optic and beam misalignment of a scanner. Video signals are applied to a multiplier 10, the output therefrom being the corrected video signal. The correction signal is stored for future use in a digital memory 14 after being compared to a reference voltage at comparator 20. In a first or Wore" mode, the output from the comparator 20 is coupled to an integrator 22, the output of which increases or decreases the gain of multiplier 10. In a second or "operate" mode, the output from the digital memory is coupled to integrator 22 to also control the gain of multiplier 10.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 100% of the total text.

Page 1 of 2

LEROX DISCLOSURE JOURNAL

VIDEO SIGNAL WHITE LEVEL CORRECTOR
Michael E. Wilmer
Leland D. Green
Rudiger W. Tietze

   VIDEO IN (FROM DETECTOR)

Proposed Classification US. C1. 178/7.1
Int. Cl. H041 21/00

STOP 9

START 1

INTEGRATOR

A video signal white level corrector is disclosed wherein a digital memory is used to store a correction signal which is applied to a signal multiplier to remove white level shading which results from optic and beam misalignment of a scanner. Video signals are applied to a multiplier 10, the output therefrom being the corrected video signal. The correction signal is stored for future use in a digital memory 14 after being compared to a reference voltage at comparator 20. In a first or Wore" mode, the output from the comparator 20 is coupled to an integrator 22, the output of which increases or decreases the gain of multiplier 10. In a second or "operate" mode, the output from the digital memory is coupled to integrator 22 to also control the gain of multiplier 10.

183

T

in

Volume 8 Number 3 May/June 1983

[This page contains 1 picture or other non-text object]

Page 2 of 2

184

 XEROX DISCLOSURE JOURNAL Volume 8 Number 3 May/June 1983

[This page contains 1 picture or other non-text object]