Browse Prior Art Database

TRIDIRECTIONAL NETWORK INTERCEPTOR

IP.com Disclosure Number: IPCOM000026681D
Original Publication Date: 1993-Apr-30
Included in the Prior Art Database: 2004-Apr-06
Document File: 6 page(s) / 282K

Publishing Venue

Xerox Disclosure Journal

Abstract

Process control via a network architecture is rapidly becoming the enabler of distributed processing, where several microprocessors operating on various process functions which make up a networked system. Under certain circumstances it is necessary to "tap" into the high speed communications occurring on such a network, possibly including modifying the contents of the messages for specific reasons. Accordingly, the disclosed device is primarily comprised of three functional elements or blocks, namely: (A) a microcontroller; (B) a switchyard; and (C) interface hardware for converting the voltage levels of the network nodes to that of the switchyard. By sending the appropriate control word to the switchyard, a matrix of communication node interconnects are possible. The microcontroller can initiate or listen for a single event to synchronize its control code to the activity of the network or simply "trap-on" a known message-set to provide the necessary synchronization.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 36% of the total text.

Page 1 of 6

XEROX DISCLOSURE JOURNAL

TRIDIRECTIONAL NETWORK Proposed Classification INTERCEPTOR U.S. Cl. 355/201
Gene R. Trimmer Int. C1. G03g 21/00

I

I I I I I I I I II

15

-

PORT

-

I

I

I I I I I I I
I

J

 ADDR. EPROM DECODER

22 RAM

ADDR.DATA IA AA

I

21 I r

CONTROL

SELECTOR

------ \

>F]

20

NODE1

NODE2

4-F

$23

I

B

J

I

v-

SWITCHYARD

I I I

FIG. I

XEROX DISCLOSURE JOURNAL - Vol. 18, No. 2 MarcWAprill993 139

[This page contains 1 picture or other non-text object]

Page 2 of 6

TRIDIRECTIONAL NETWORK INTERCEPTOR (Cont'd)

J- 38 1 TNI r-b KEY PRESS 42

CDM

PWB

*. * PWB

NODE 1

          TNI 38 1

CDR

f- 50

RELAY PWB

INTERFACE FIG. 3

140 XEROX DISCLOSURE JOURNAL - Vol. 18, No. 2 MarcWApril 1993

[This page contains 1 picture or other non-text object]

Page 3 of 6

TRIDIRECTIONAL NETWORK INTERCEPTOR (Cont'd)

Process control via a network architecture is rapidly becoming the enabler of distributed processing, where several microprocessors operating on various process functions which make up a networked system. Under certain circumstances it is necessary to "tap" into the high speed communications occurring on such a network, possibly including modifying the contents of the messages for specific reasons. Accordingly, the disclosed device is primarily comprised of three functional elements or blocks, namely: (A) a microcontroller; (B) a switchyard; and (C) interface hardware for converting the voltage levels of the network nodes to that of the switchyard. By sending the appropriate control word to the switchyard, a matrix of communication node interconnects are possible. The microcontroller can initiate or listen for a single event to synchronize its control code to the activity of the network or simply "trap-on" a known message-set to provide the necessary synchronization.

This invention contains a plurality of functional blocks, depicted in Figure 1, where lines that connect the blocks with a single arrowhead depict signal flow in one direction, while lines with an arrowhead on both ends indicate bidirectional signal flow, except at the nodes, which are twisted pairs of lines. A standard eight bit microcontroller system (A) is constructed using blocks 11 through 18. Further details of each of the microcontroller circuit blocks are as followys:

11- rip

1ZTime Base

13-Mux Addr Data

16Addr Decoder

15-Port Expander

16-EPROM

17-RAM

Microprocessor (microcomputer) where the instructions of the program are executed.

A crystal oscillator or resonator which provides a system clock for the microprocessor.

The addresddata multiplexer to form the structure for the external memory system.

A circuit device to partition the memory space into program,data,and mapped VO (input / output).

A circuit device to provide 3 eight bit ports of input or output (software configurable).

An Electrically Programmable Read Only Memory element which contains the operational code (software) that provides all of the control.

Random Access Memory device which provides temporary storage 8z retrieval of data p...