Browse Prior Art Database

HARDWARE ARCHITECTURE FOR RESOLUTION CONVERSION USING AREA MAPPING

IP.com Disclosure Number: IPCOM000026820D
Original Publication Date: 1993-Oct-31
Included in the Prior Art Database: 2004-Apr-06

Publishing Venue

Xerox Disclosure Journal

Abstract

A parallel hardware architecture for implementing an area mapping technique used in the resolution conversion of images is disclosed. Typically, the computational burden of resolution conversion techniques in software impedes their use in real time image output terminals (IOTs). The disclosed hardware implementation, however, enables real time resolution conversion of images on most IOTs. The hardware architecture uses a transformation matrix to characterize the transfer function between an input resolution and an output resolution. The transformation matrix is composed of a relatively small number of non-zero entries that are made up of weighted values that are applied to input pixels to derive output pixels. Common resolution conversions are calculated using only a small number of transformation matrices (commonly only two). In essence, transformation matrices map the conversion of input scan lines to output scan lines, where the matrix values or weights form a set of values that repeat throughout an image. For computational efficiency, the transformation matrix can be represented using a systolic array. The disclosed architecture is characterized by a synchronous data flow with parallel processing. Additionally, the architecture has a unique method of handling a plurality of conversions at different input and output resolutions, the conversion being either interpolation (increase in resolution) or decimation (decrease in resolution).

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 23% of the total text.

Page 1 of 10

XEROX DISCLOSURE JOURNAL

HARDWARE ARCHITECTURE FOR Proposed Classification RESOLUTION CONVERSION US. C1.382/041 USING AREA MAPPING
Panos Papaconstantinou

Int. C1. G06k 09/36

I

I

XEROX DIS~LOSURE JOURNAL - Vo1.18,No. 5 SepternbedOctober 1993 553

FlG. 1

[This page contains 1 picture or other non-text object]

Page 2 of 10

HARDWARE ARCHITECTURE FOR RESOLUTION CONVERSION USING AREA MAPPING(Cont'd)

INTERPOLATION : DECIMATION :

INPUT(SP1)

- > OUTPUT(SP1) INPUT(SP1) - > OUTPUT(SP1)

200 -> 240,300 600 -> 480,400

240 -> 300,400 480 -> 400,300

300 -> 400,480 400 -> 300,240

400 -> 480,600 300 -> 240,200

480 -> 600 240 -> 200

flG. 2A

I NTE RPOLATION : DECl MATI 0 N :

INPUT(SP1)

- > OUTPUT(SP1) INPUT(SP1) - > OUTPUT(SP1)

200 -> 480 600 -> 240

240 -> 600 480 -> 200

flG. 2B

yl(2,2) = 1116 [ 1 31

[ :K;]

y2 (2.2) = 1/16 13 91 x(2s1)

[ x(2.211

FIG. 38

554 XEROX DISCLOSURE JOURNAL - Vo1.18,No 5 September /October 1993

FIG. 3A

[This page contains 1 picture or other non-text object]

Page 3 of 10

HARDWARE ARCHITECTURE FOR RESOLUTION CONVERSION USING AREA MAPPING(Cont'd)

4- y1

00 oa 00 00 00

= 1/16

0

0

0

00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

                   00 00 00 00 00 00 00 00 00 00 00 00 00'00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 0 00 00 00 00 0 00 00 00 00 0

0

0

0

4- y2

= 1/16

00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

                   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 0 00 00 00 00 0 00 00 00 00 0

FIG. 4

XEROX DISCLOSURE JOURNAL - Vo1.18,No. 5 September/October 1993 555

[This page contains 1 picture or other non-text object]

Page 4 of 10

HARDWARE ARCHITECTURE FOR RESOLUTION CONVERSION USING AREA MAPPING(Cont'd)

UPPER WEIGHTS (51)

r.55

I

I

F53

x(N + 1, k)

I

+Pill

ic1m

.

CELL2

(GREY)

LOWER LOWER

CELL 2 CELL 1 <51 -

LOWER WEIGHTS (52)

SCAN LI NE FIFO

I

FIG. 5

556 XEROX DISCLOSURE JOURNAL - Vol.18,No. 5 September /October 1993

[This page contains 1 picture or other non-text object]

Page 5 of 10

HARDWARE ARCHITECTURE FOR RESOLUTION CONVERSION USING AREA MAPPING(Contrd)

55,56

- \ WEIGHTS 51

I I
I I I
I I

et
I

I

I

65

+' I I

 I 61 FIG. 6

er

4 I

4

I I

Yout I

I

I I

+I

4

8 BIT

REG

eL I

I

+I- t

8 BIT

CARRY clk

XEROX DISCLOSURE JOURNAL - Vo1.18,No. 5 September/October 1993 557

[This page contains 1 picture or other non-text object]

Page 6 of 10

HARDWARE ARCHITECTURE FOR RESOLUTION CONVERSION USING AREA MAPPING(Cont'd)

53,54 -\ WEIGHTS 51

8 BIT REGISTER

62

X in

y out

I

1

I 65 I
I
I
I
I
I
I
I
I
I
I

I

I

FIG. 7

558 XEROX DISCLOSURE JOURNAL - Vo1.18,No. 5 September /October 1993

[This page contains 1 picture or other non-text object]

Page 7 of 10

HARDWARE ARCHITECTURE FOR RESOLUTION CONVERSION USING AREA MAPPING(Cont'd)

A parallel hardware architecture for implementing an area mapping technique used in the resolution conversion of images is disclosed. Typically...