Browse Prior Art Database

Method of Creating and Verifying Logical/Physical Connections From Non-Compatible Existing Design Data

IP.com Disclosure Number: IPCOM000030758D
Original Publication Date: 2004-Aug-25
Included in the Prior Art Database: 2004-Aug-25
Document File: 3 page(s) / 52K

Publishing Venue

IBM

Abstract

In designing packages, the information defining the logical connections between physical parts can be formatted to fit any of several 'industry-standard' toolsets. When a package has been designed in one particular logic tool, it is often difficult to translate the logical information into another format. In some cases, no conversion tool exists. Even if the raw conversion tool exists, there are intricate links between the logical data and the physical symbol data which need to be verified for accuracy before physical placement or routing of the package can begin. This disclosure describes a process for obtaining a set of graphical schematics for a package from the completed physical design data of that same package.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 54% of the total text.

Page 1 of 3

Method of Creating and Verifying Logical /Physical Connections From Non-Compatible Existing Design Data

In designing packages, the information defining the logical connections between physical parts can be formatted to fit any of several 'industry-standard' toolsets. When a package has been designed in one particular logic tool, it is often difficult to translate the logical information into another format. In some cases, no conversion tool exists. Even if the raw conversion tool exists, there are intricate links between the logical data and the physical symbol data which need to be verified for accuracy before physical placement or routing of the package can begin.

     This invention describes a conversion process for taking logical and physical design data from an existing board physical design, extracting the pertinent information in a 'Netlist' format, and using a industry-standard toolset to create schematics. Use of this methodology will result in two main advantages:
1) it allows a package designer to use a reliable, industry-standard graphical logic-design interface, rather than error-prone and unwieldy manual logical interface, and
2) it enables the ability to extract the logical information directly from a physical design, regardless of the original logical input tool.

     Normally, designers use the schematic design tool to drive the logic into the physical design tool. This invention uses a unique process that actually reverses the normal direction of data flow for the card design tools, and uses the board file (the known 'good' set of logical connections) to build and verify the schematics. The principle advantage of this is to eliminate human error from the schematic conversion, and insure that the starting point for future schematic changes is identical to the logic in the original board.

     The process flow shown below describes the conversion. It starts with the existing design data ('Start .brd'), and ends with final converted schematics and a 'Final
.brd' file which contains the same component placement and net connection information, along with standard symbols. In the first step, a netlist (reference designators, pin assignments, and net names) is extracted from the 'Start .brd' file, and a 'skeleton' Concept logic...