Browse Prior Art Database

High Speed Current Step Generator

IP.com Disclosure Number: IPCOM000036055D
Original Publication Date: 1989-Aug-01
Included in the Prior Art Database: 2005-Jan-28
Document File: 2 page(s) / 56K

Publishing Venue

IBM

Related People

Hitchcock, LJ: AUTHOR [+2]

Abstract

Disclosed is a circuit to produce fast current rise times to the PSUT (power supply under test). This circuit is used to test the delta I response of power supplies. The circuit was developed because the available active loads in the market do not produce fast-enough rise times for the current to test the power supply.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 53% of the total text.

Page 1 of 2

High Speed Current Step Generator

Disclosed is a circuit to produce fast current rise times to the PSUT (power supply under test). This circuit is used to test the delta I response of power supplies. The circuit was developed because the available active loads in the market do not produce fast-enough rise times for the current to test the power supply.

The circuit in Fig. 1 uses an active load set at 50 amps. The variable current limit supply is modified PSUT that regulates at a higher voltage but has an adjustable current limit that is set at 40 amps. The voltage output of the variable current limit that is set at 40 amps. The voltage output of the variable current limit supply will be higher than the PSUT to overcome the diode voltage drop. The PSUT has a distribution and a set of sense point capacitors to simulate the actual load. Since the active load is set at 50 amps and the output current of VCLS (variable current limit supply) is 40 amps, the PSUT will be suppling 10 amps. VG in Fig. 2 shows the gate signal applied to the FET. When the FET is on, the current from the VCLS goes through the FET. The diode is used to block current from the PSUT when the FET is on. The PSUT will immediately have a 50-amp load when the FET is on. The response of the VCLS does not come into play since it will always be supplying 40 amps in current limit mode. The active load will always have 50 amps to draw upon with FET on or off. So this circuit places the delta I on the PSUT...