Browse Prior Art Database

Activate Mode

IP.com Disclosure Number: IPCOM000036381D
Original Publication Date: 1989-Sep-01
Included in the Prior Art Database: 2005-Jan-29
Document File: 1 page(s) / 12K

Publishing Venue

IBM

Related People

Irwin, JW: AUTHOR [+2]

Abstract

An Activate Mode is described wherein a simple serial channel processes incoming link signals in a special manner while waiting to provide an interrupt to its device driver software when the opposite party becomes operational or whenever certain specified link events occur. This mode is used after power-up of the system or after a serial link failure.

This text was extracted from a PDF file.
This is the abbreviated version, containing approximately 87% of the total text.

Page 1 of 1

Activate Mode

An Activate Mode is described wherein a simple serial channel processes incoming link signals in a special manner while waiting to provide an interrupt to its device driver software when the opposite party becomes operational or whenever certain specified link events occur. This mode is used after power-up of the system or after a serial link failure.

When placed in Activate Mode, the response timer is disabled, the channel transmits the Idle continuous sequence on the outgoing link, and the incoming link is continuously tested to determine when the opposite party becomes operational. In the usual case, the channel provides an interrupt to the device driver software when the Idle continuous sequence is detected on the incoming link.

During the period between the channel being started in Activate Mode and the acceptance of the interrupt by the device driver, signals on the incoming link are selectively processed and recorded in the following manner: 1. The channel responds to incoming link reset frames

in order that a network master processor can reset

the attached processor. The occurrence of the

reset is recorded in status and causes an

immediate interrupt.

2. The channel responds to the Switch Connection

Recovery continuous sequence in order that a

processor that may have established a link

connection prior to a failure can clear such link

connections.

3. All other incoming link signals and conditions

such as off- line continuous sequences and sig...