Dismiss
InnovationQ will be updated on Sunday, Oct. 22, from 10am ET - noon. You may experience brief service interruptions during that time.
Browse Prior Art Database

Method of Identifying Port Adapters in a Cross-Point Switch

IP.com Disclosure Number: IPCOM000036384D
Original Publication Date: 1989-Sep-01
Included in the Prior Art Database: 2005-Jan-29
Document File: 2 page(s) / 56K

Publishing Venue

IBM

Related People

Kaiser, JM: AUTHOR [+2]

Abstract

Disclosed is a method for providing unique identification (IDs) to multiple adapters of the same type which are connected to a cross- point switching element (matrix switch). These adapters and the matrix switch are connected to a common control bus, which is used to provide overall switch control. This method of providing these IDs will use the existing port-to-matrix switch data buses to pass a hard wired address from the matrix switch (MS) elements.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 63% of the total text.

Page 1 of 2

Method of Identifying Port Adapters in a Cross-Point Switch

Disclosed is a method for providing unique identification (IDs) to multiple adapters of the same type which are connected to a cross- point switching element (matrix switch). These adapters and the matrix switch are connected to a common control bus, which is used to provide overall switch control. This method of providing these IDs will use the existing port-to-matrix switch data buses to pass a hard wired address from the matrix switch (MS) elements.

As the figure shows, each port adapter is connected to a common control bus
(1) and to the matrix switching elements using a unique pair of MS buses (2) and
(3). These MS buses normally are used to carry data from port to port when they are connected through the matrix switch elements (4). However, to initialize the ports, the MS Bus Out (2) is used to pass the port ID. This ID (6) is unique for each port and is hardwired into the matrix switch element logic and is gated to the output bus via a multiplexer (5) upon a command given over the control bus to the MS. The ID is gated every clock time until another command disables this function.

The commands used to cause the matrix switch elements to gate the port IDs are normal control bus write commands since the matrix elements have defined bus addresses because they are hardwired and non- featurable. There can be one command to initialize all ports, or individual commands for each port if there is a need to...