Browse Prior Art Database

Algorithm to Communicate Topology and Time Between Circuit and Blocks During TEST Generation

IP.com Disclosure Number: IPCOM000036444D
Original Publication Date: 1989-Sep-01
Included in the Prior Art Database: 2005-Jan-29
Document File: 2 page(s) / 65K

Publishing Venue

IBM

Related People

Shearon, PC: AUTHOR

Abstract

In a test generator whose flexibility requires the circuit and its blocks to be independent, but where the block assignments of logic values depend on the circuit topology and time, some method must be employed to communicate this information between the circuit and its (Image Omitted) blocks. The following algorithm solved that problem in the test generator ETG.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 73% of the total text.

Page 1 of 2

Algorithm to Communicate Topology and Time Between Circuit and Blocks During TEST Generation

In a test generator whose flexibility requires the circuit and its blocks to be independent, but where the block assignments of logic values depend on the circuit topology and time, some method must be employed to communicate this information between the circuit and its

(Image Omitted)

blocks. The following algorithm solved that problem in the test generator ETG.

This algorithm communicates the topology and time information between the circuit and its blocks through the Net Time Table. This table gives, for each location on the block where internal or external logic values can be stored (node), the corresponding net and the time relationship between each node of the block as shown:

(Image Omitted)

Each block has a logic function and belongs to a behavior. Each behavior has a test generation function. This is shown as follows: where:
TEST: Assign block input values and block output values which produce a test value on the block output for

the fault.

IMPLY: Assign block output values produced by the block input values.

TRANSMIT: Assign other block input values and block output values which produce a test value on the block

output as a result of some test value on the

block input.

JUSTIFY: Assign block input values which produce the desired block output values.

Each behavior initializes the Net Time Table for each block by inserting the net which corresponds to each node of t...