Browse Prior Art Database

Extension to "FREEWAY" Computer Circuit Module to Increase the Instruction Processing Rate

IP.com Disclosure Number: IPCOM000036573D
Original Publication Date: 1989-Oct-01
Included in the Prior Art Database: 2005-Jan-29
Document File: 2 page(s) / 58K

Publishing Venue

IBM

Related People

Ho, WJ: AUTHOR

Abstract

A technique is described whereby an extension to the FREEWAY computer circuit module (see the preceding article) provides a means of increasing the instruction processing rate. The multi-processor bus structure is extended so as to enable x number of FREEWAY modules and microprocessors to be interconnected. (Image Omitted)

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 76% of the total text.

Page 1 of 2

Extension to "FREEWAY" Computer Circuit Module to Increase the Instruction Processing Rate

A technique is described whereby an extension to the FREEWAY computer circuit module (see the preceding article) provides a means of increasing the instruction processing rate. The multi-processor bus structure is extended so as to enable x number of FREEWAY modules and microprocessors to be interconnected.

(Image Omitted)

The concept is particularly applicable to subsystem applications, as used in remote processing. By connecting multiple numbers of FREEWAY modules, tasks are performed independently of system processing, thereby increasing the overall processing speed of the total system. Common microcode used in the FREEWAY circuitry operation allows multiple tasks to run in parallel. Utilizing the concepts extension, these tasks are able to run in different microprocessors simultaneously, so that the overall instruction rate of the system performance is thereby increased. The concept can also be implemented in other microprocessor systems requiring an increase in processing rate.

Reference is made to the interconnecting interface of data holding registers, which provided parallel, or pipeling, of data transfers between the various interfaces controlled by the arbitration control logic (ACL) unit. The concept described herein is similar to the system interface structure of the referenced TDB, but provides for remote operation utilizing the FREEWAY structure, as shown in F...