Browse Prior Art Database

Universal Decoupling Capacitor Design

IP.com Disclosure Number: IPCOM000039655D
Original Publication Date: 1987-Jul-01
Included in the Prior Art Database: 2005-Feb-01
Document File: 2 page(s) / 34K

Publishing Venue

IBM

Related People

Mandava, BR: AUTHOR [+2]

Abstract

This article describes the design and layout of a structured capacitor capable of decoupling power supply links for all types of switching circuits. This interdigital, multilayer ceramic capacitor structure incorporates four interconnected capacitors designed with a unique (Image Omitted) footprint allowing decoupling of one to four voltages. Capacitance per unit volume increases and decoupling points increase. Inherently lower inductance and impedance characteristics are derived from this design. Figs. 1 through 4 illustrate commonly-used transistor logic circuits (LVI, ECL, half current switch and a TTL switch) and their applicable capacitor wiring schematics. By means of the tab and plate configuration shown in Figs.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 90% of the total text.

Page 1 of 2

Universal Decoupling Capacitor Design

This article describes the design and layout of a structured capacitor capable of decoupling power supply links for all types of switching circuits. This interdigital, multilayer ceramic capacitor structure incorporates four interconnected capacitors designed with a unique

(Image Omitted)

footprint allowing decoupling of one to four voltages. Capacitance per unit volume increases and decoupling points increase. Inherently lower inductance and impedance characteristics are derived from this design. Figs. 1 through 4 illustrate commonly-used transistor logic circuits (LVI, ECL, half current switch and a TTL switch) and their applicable capacitor wiring schematics. By means of the tab and plate configuration shown in Figs. 5 and 6, the disclosed capacitor design can decouple a variation of the four voltages Vcc, Vr, Vee and Vt identified in Figs. 1 through 4. The disclosed design incorporates four capacitors of equal values (A, B, C and D) contained in one body that

(Image Omitted)

is totally symmetric. By virtue of the footprint, any desired decoupling can be achieved through the connection points with no change at all to the capacitor. Because of multiple plate sets, this capacitor structure minimizes the inductance and resistance characteristics inherent in any design. Due to the internal structure of the capacitor, the decoupling value can be modified (as engineering changes may require) by a group of plates or plate sets an...