Browse Prior Art Database

Error-Reporting Registers

IP.com Disclosure Number: IPCOM000040099D
Original Publication Date: 1987-Sep-01
Included in the Prior Art Database: 2005-Feb-01
Document File: 2 page(s) / 40K

Publishing Venue

IBM

Related People

Hayden, CO: AUTHOR [+2]

Abstract

Error-reporting registers provide a mechanism for first error capture across one entire machine. There are error-reporting registers for each thermal conduction module (TCM), logic support station (LSS) and logic support element (LSE) in the system. The error-reporting registers (ERRs) contain the error checkers for that element and take a single-cycle picture of these checkers which is latched up in the ERRs until reset by a single command to the LSE. The ERR contents in each TCM are ORed together and sent to the LSS ERR on each board. The LSS ERR contains all the LSS error checkers and the TCM error indicator lines. The LSS ERR takes a single-cycle picture of these lines on first detected error and latches the lines up until reset by the LSE command. The ERR contents in the LSS are ORed together and sent off to the LSE.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 65% of the total text.

Page 1 of 2

Error-Reporting Registers

Error-reporting registers provide a mechanism for first error capture across one entire machine. There are error-reporting registers for each thermal conduction module (TCM), logic support station (LSS) and logic support element (LSE) in the system. The error-reporting registers (ERRs) contain the error checkers for that element and take a single-cycle picture of these checkers which is latched up in the ERRs until reset by a single command to the LSE. The ERR contents in each TCM are ORed together and sent to the LSS ERR on each board. The LSS ERR contains all the LSS error checkers and the TCM error indicator lines. The LSS ERR takes a single-cycle picture of these lines on first detected error and latches the lines up until reset by the LSE command. The ERR contents in the LSS are ORed together and sent off to the LSE. In the LSE these lines are handled the same as TCM error lines to the LSS and LSE checkers. The LSE ERR latches up the LSS errors and the LSE checkers to indicate the first error detected. The LSE ERR ORs together its contents and sends off an interrupt to indicate an error in the system. The system comes back and reads out all the ERRs in the machine. The analysis routine looks at the contents of the LSE ERR which indicates the first LSS that detected an error, then looks at the LSS ERR that was indicated to determine the TCM with the first error, then looks at the TCM ERR indicated to find the error checker that first...