Browse Prior Art Database

N Channel FET Structure in CMOS Technology for Use in Input Signal Level Conversion

IP.com Disclosure Number: IPCOM000040317D
Original Publication Date: 1987-Oct-01
Included in the Prior Art Database: 2005-Feb-02
Document File: 2 page(s) / 27K

Publishing Venue

IBM

Related People

Kieft, KK: AUTHOR [+3]

Abstract

Many chip applications in CMOS technology require input signals from Emitter-Coupled Logic (ECL) circuits. A Complementary Metal-Oxide- Semiconductor (CMOS) compatible structure for an isolated N channel FET is shown in the figure for converting ECL signal levels to CMOS signal levels on a CMOS chip. A buried N+ layer 10 and an N+ wrap-around reach-through 12 make it possible to electrically isolate the P- body 14 of an N channel FET 16. With proper construction ground rules the isolation boundary formed by 10 and 12 can be connected to +5 volts 18 and the isolated tub 14 can be connected to -5 volts 20. The N channel FET 16 can then be biased, within-gate-to source limitations, to convert ECL signal voltage levels of -2.2 to -1.8 volts to CMOS levels of 0 to +5 volts without any reduction in signal strength.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 100% of the total text.

Page 1 of 2

N Channel FET Structure in CMOS Technology for Use in Input Signal Level Conversion

Many chip applications in CMOS technology require input signals from Emitter- Coupled Logic (ECL) circuits. A Complementary Metal-Oxide- Semiconductor (CMOS) compatible structure for an isolated N channel FET is shown in the figure for converting ECL signal levels to CMOS signal levels on a CMOS chip. A buried N+ layer 10 and an N+ wrap-around reach-through 12 make it possible to electrically isolate the P- body 14 of an N channel FET 16. With proper construction ground rules the isolation boundary formed by 10 and 12 can be connected to +5 volts 18 and the isolated tub 14 can be connected to -5 volts 20. The N channel FET 16 can then be biased, within-gate-to source limitations, to convert ECL signal voltage levels of -2.2 to -1.8 volts to CMOS levels of 0 to +5 volts without any reduction in signal strength.

1

Page 2 of 2

2

[This page contains 2 pictures or other non-text objects]