Browse Prior Art Database

Computer Appplication Supervisor

IP.com Disclosure Number: IPCOM000040775D
Original Publication Date: 1987-Dec-01
Included in the Prior Art Database: 2005-Feb-02
Document File: 2 page(s) / 62K

Publishing Venue

IBM

Related People

Zolty, H: AUTHOR

Abstract

A circuit is disclosed for monitoring screen contents at specific positions of a computer display. The circuit of this invention is illustrated in the figure. It is connected to a video display having an adapter, such as the IBM monochrome or color display which uses a 6845-type integrated circuit and an on-board video dispaly memory. The 6845 reads the contents of the display's memory and displays the corresponding data on the screen. The address of the screen position, the content of which is to be monitored, is stored in a EEPROM 1. This address is transferred to a comparator latch 2 when appropriate. When the 6845 reads from the address that compares with that stored in the comparator latch 2, the data is saved in latch 5, and processor 3 is interrupted.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 100% of the total text.

Page 1 of 2

Computer Appplication Supervisor

A circuit is disclosed for monitoring screen contents at specific positions of a computer display. The circuit of this invention is illustrated in the figure. It is connected to a video display having an adapter, such as the IBM monochrome or color display which uses a 6845-type integrated circuit and an on-board video dispaly memory. The 6845 reads the contents of the display's memory and displays the corresponding data on the screen. The address of the screen position, the content of which is to be monitored, is stored in a EEPROM 1. This address is transferred to a comparator latch 2 when appropriate. When the 6845 reads from the address that compares with that stored in the comparator latch 2, the data is saved in latch 5, and processor 3 is interrupted. The data from the display memory which was saved in latch 5, is then saved in the internal memory 4 of processor 3 while another address is set in the comparator.

1

Page 2 of 2

2

[This page contains 2 pictures or other non-text objects]