Browse Prior Art Database

High Density Multi-Chip Chip Site

IP.com Disclosure Number: IPCOM000041876D
Original Publication Date: 1984-Mar-01
Included in the Prior Art Database: 2005-Feb-03
Document File: 2 page(s) / 37K

Publishing Venue

IBM

Related People

Feinberg, I: AUTHOR [+3]

Abstract

Logic and memory chips are placed adjacent to each other on the same dual-chip site with non-changeable direct connections between the logic and memory chips and with engineering change (EC) connections being provided through the module only for the other logic chip connections whereby high density packaging and high performance are achieved. For cache applications where some chips (RAMs or ROMs) communicate exclusively with the chips adjacent to them on the module, as shown by L1 and L2 in the figure, the interconnecting lines can be placed directly on the surface of the module. Such direct surface interconnections greatly reduce the lengths of these lines as compared to using buried levels of connecting lines within the multiple-layer module which is the usual practice.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 100% of the total text.

Page 1 of 2

High Density Multi-Chip Chip Site

Logic and memory chips are placed adjacent to each other on the same dual- chip site with non-changeable direct connections between the logic and memory chips and with engineering change (EC) connections being provided through the module only for the other logic chip connections whereby high density packaging and high performance are achieved. For cache applications where some chips (RAMs or ROMs) communicate exclusively with the chips adjacent to them on the module, as shown by L1 and L2 in the figure, the interconnecting lines can be placed directly on the surface of the module. Such direct surface interconnections greatly reduce the lengths of these lines as compared to using buried levels of connecting lines within the multiple-layer module which is the usual practice. Short interconnecting lines mean small load capacitance and eliminate the need for off-chip drivers and their attendant path delays. In addition, many more chips can be mounted on a module.

1

Page 2 of 2

2

[This page contains 2 pictures or other non-text objects]