Dismiss
InnovationQ will be updated on Sunday, Oct. 22, from 10am ET - noon. You may experience brief service interruptions during that time.
Browse Prior Art Database

Memory Transfer at Arbitrary Byte Boundaries

IP.com Disclosure Number: IPCOM000042494D
Original Publication Date: 1984-May-01
Included in the Prior Art Database: 2005-Feb-03
Document File: 2 page(s) / 82K

Publishing Venue

IBM

Related People

Tong, RC: AUTHOR

Abstract

Bytes of data are re-ordered for transfer to and from a memory without restriction to natural data boundaries defined by the connection of data lines to individual memory cells. Memory 10 consists of a plurality of rows 11, of memory cells 12, which are collected in groups of four for connection to individual data lines 13, 14, 15, 16. In normal operation, addressing controls can operate select lines 18 associated with one group of memory cells and also can access a particular row or byte indicated at 19 so that data can be written to and from a selected byte by register 17. To enable data to be transferred from register 17 to memory cells bridging the boundaries of the groups of four, register 17 is constructed as a shift register looped upon itself.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 52% of the total text.

Page 1 of 2

Memory Transfer at Arbitrary Byte Boundaries

Bytes of data are re-ordered for transfer to and from a memory without restriction to natural data boundaries defined by the connection of data lines to individual memory cells. Memory 10 consists of a plurality of rows 11, of memory cells 12, which are collected in groups of four for connection to individual data lines 13, 14, 15, 16. In normal operation, addressing controls can operate select lines 18 associated with one group of memory cells and also can access a particular row or byte indicated at 19 so that data can be written to and from a selected byte by register 17. To enable data to be transferred from register 17 to memory cells bridging the boundaries of the groups of four, register 17 is constructed as a shift register looped upon itself. This enables the individual data bits to be reordered so as to align with the proper memory wire connections. For example, where memory 10 is constructed to store the image of a page of data wherein individual memory cells represent corresponding black or white picture elements on the page, it may be desired to place an image other than in alignment with the boundaries defined by the groups of four. For example, it may be desired to place the character 2 as a superscript on a page at a region corresponding to adjacent portions of two groups of memory elements. This is accomplished by specifying to the select control of the addressing mechanism a memory group and an offset value to control operation of select lines 18 to select those rows 11 corresponding to the desired location of the image data. The offset value, in addition, controls shifting of register 17, as required, to re-order the data bits according to the wired connections...