Dismiss
InnovationQ will be updated on Sunday, Oct. 22, from 10am ET - noon. You may experience brief service interruptions during that time.
Browse Prior Art Database

Use of Color Palette System to Provide Blink Video in a Digital CRT Display System

IP.com Disclosure Number: IPCOM000042627D
Original Publication Date: 1984-Jun-01
Included in the Prior Art Database: 2005-Feb-04
Document File: 2 page(s) / 28K

Publishing Venue

IBM

Related People

Kummer, DA: AUTHOR [+5]

Abstract

In a CRT display adapter, a color palette register system is employed to provide color, or for monochrome, intensity drive signals for the CRT. Blink video is achieved by switching the color palette addresses at the blink frequency. Digital data from four color planes of video storage CP1 through CP4 are applied to a latch 1 to address a color palette register system to provide CRT drive signals on output lines 3 through 6. The output from plane CP4 normally passes directly through a multiplexer 7 when a blink mode input on input line 10 is disabled. The other input to multiplexer 7 comes from an AND gate 8 which receives the output of plane CP4 and a blink frequency signal over line 9. Thus, when the blink mode line 10 is enabled, the output from multiplexer 7 is the CP4 output switched at the blink frequency.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 100% of the total text.

Page 1 of 2

Use of Color Palette System to Provide Blink Video in a Digital CRT Display System

In a CRT display adapter, a color palette register system is employed to provide color, or for monochrome, intensity drive signals for the CRT. Blink video is achieved by switching the color palette addresses at the blink frequency. Digital data from four color planes of video storage CP1 through CP4 are applied to a latch 1 to address a color palette register system to provide CRT drive signals on output lines 3 through 6. The output from plane CP4 normally passes directly through a multiplexer 7 when a blink mode input on input line 10 is disabled. The other input to multiplexer 7 comes from an AND gate 8 which receives the output of plane CP4 and a blink frequency signal over line 9. Thus, when the blink mode line 10 is enabled, the output from multiplexer 7 is the CP4 output switched at the blink frequency. This alters the addresses through latch 1 to palette register 2 at the blink frequency to provide blink video.

1

Page 2 of 2

2

[This page contains 2 pictures or other non-text objects]