Browse Prior Art Database

High-Speed Triggered DCVS Logic Circuit

IP.com Disclosure Number: IPCOM000042938D
Original Publication Date: 1984-Jun-01
Included in the Prior Art Database: 2005-Feb-04
Document File: 2 page(s) / 34K

Publishing Venue

IBM

Related People

Griffin, WR: AUTHOR [+2]

Abstract

A high-speed triggered differential cascode voltage switch (DCVS) logic logic circuit includes a feedback to DCVS load devices, each of which includes a trigger circuit, such as a Schmitt trigger, for decreasing logic circuit output rise and fall times. As shown in Fig. 1, the logic circuit includes any standard cascode logic tree which may have transistors T1 and T2 of the N channel type connected to output terminals O and O- . As is known, when the voltage at terminal O is high, the voltage at terminal O- is low, and vice versa. First and second trigger circuits TR1 and TR2, etch with high and low switching or firing points or levels V-and VSL, respectively, are connected to terminals O and O and are cross-coupled.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 58% of the total text.

Page 1 of 2

High-Speed Triggered DCVS Logic Circuit

A high-speed triggered differential cascode voltage switch (DCVS) logic logic circuit includes a feedback to DCVS load devices, each of which includes a trigger circuit, such as a Schmitt trigger, for decreasing logic circuit output rise and fall times. As shown in Fig. 1, the logic circuit includes any standard cascode logic tree which may have transistors T1 and T2 of the N channel type connected to output terminals O and O- . As is known, when the voltage at terminal O is high, the voltage at terminal O- is low, and vice versa. First and second trigger circuits TR1 and TR2, etch with high and low switching or firing points or levels V-and VSL, respectively, are connected to terminals O and O and are cross- coupled. In the operation of the logic circuit, when terminal O is at a high voltage and transistor T1 turns on to connect terminal O to ground through the logic tree, with transistor T2 being off, the voltage on terminal O is pulled down to voltage VSH to turn on or fire second trigger circuit TR2 which, in turn, fires the first trigger circuit TR1, resulting in a rapid switching action. A more specific example of trigger circuits TR1 and TR2, which may be used in the logic circuit, are illustrated in Fig. 2 as trigger circuits TR3 and TR4. It can be seen that as the voltage on terminal O is pulled down, trigger circuit TR4 begins to fire with P channel transistors (PMOS) T3 and T4 turning on, pulling the voltage on t...