Browse Prior Art Database

Module Testing

IP.com Disclosure Number: IPCOM000044340D
Original Publication Date: 1984-Dec-01
Included in the Prior Art Database: 2005-Feb-05
Document File: 2 page(s) / 30K

Publishing Venue

IBM

Related People

Bond, AL: AUTHOR

Abstract

This article provides a technique for testing microprocessors with built-in test routines. An input control line called Diagnostic Enable/Disable Request and an output control line called Self-Check Complete are manipulated and, as a result, the processor is forced to perform the sequence of tests in its repertoire. As a result, the microprocessor is tested at operational speed as opposed to the use of tester generated input frequencies using a generic pattern set at non- operational speed. Referring to the figure, the two control lines allow a card tester (not shown) to evaluate the operational status of the microprocessor unit containing a processor, ROS (read-only storage), RAM (random- access memory) and I/O support circuitry.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 52% of the total text.

Page 1 of 2

Module Testing

This article provides a technique for testing microprocessors with built-in test routines. An input control line called Diagnostic Enable/Disable Request and an output control line called Self-Check Complete are manipulated and, as a result, the processor is forced to perform the sequence of tests in its repertoire. As a result, the microprocessor is tested at operational speed as opposed to the use of tester generated input frequencies using a generic pattern set at non- operational speed. Referring to the figure, the two control lines allow a card tester (not shown) to evaluate the operational status of the microprocessor unit containing a processor, ROS (read-only storage), RAM (random- access memory) and I/O support circuitry. The procedure is controlled and sensed by the utilization of the Diagnostic Enable/Disable Request and Self-Check Complete lines. The procedure would work as follows: 1. Reset the microprocessor and/or system to be tested. 2. While holding component/unit in reset state, the Diagnostic Enable/Disable Request line is activated and the Self-Check Complete line is sensed to guarantee inactive. 3. Release reset signal. 4. Microprocessor and/or unit under test will start, running diagnostic code at functional speed. 5. Perform all tests related to the single unit or microprocessor.
6. The test duration before sensing must be calculated to insure the internal operation is complete and the sensed signal is valid. This is a wait t...