Dismiss
InnovationQ will be updated on Sunday, Oct. 22, from 10am ET - noon. You may experience brief service interruptions during that time.
Browse Prior Art Database

Method of LSI Personalization After Resetting

IP.com Disclosure Number: IPCOM000044423D
Original Publication Date: 1984-Dec-01
Included in the Prior Art Database: 2005-Feb-05
Document File: 2 page(s) / 28K

Publishing Venue

IBM

Related People

Iida, H: AUTHOR [+2]

Abstract

This article describes a method for personalizing a plurality of large- scale integration circuits (LSIs) connected to a data bus of a processing unit, e.g., a microprocessor. Each of the LSIs is serially personalized by loading a personalization data or LSI address into its own personalization register through the data bus. The drawing shows a scheme of personalization in which LSIs (LSI0 - LSIn) are connected in parallel with a data bus 10 and a write signal line 12 but in series with a reset line 14. The data bus 10, the write signal line 12 and the reset line 14 are all connected to a microprocessor (not shown). Upon initialization, the microprocessor generates a power-on-reset signal on the reset line 14 to enable the first LSI (LSI0) to be personalized.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 81% of the total text.

Page 1 of 2

Method of LSI Personalization After Resetting

This article describes a method for personalizing a plurality of large- scale integration circuits (LSIs) connected to a data bus of a processing unit, e.g., a microprocessor. Each of the LSIs is serially personalized by loading a personalization data or LSI address into its own personalization register through the data bus. The drawing shows a scheme of personalization in which LSIs (LSI0 - LSIn) are connected in parallel with a data bus 10 and a write signal line 12 but in series with a reset line 14. The data bus 10, the write signal line 12 and the reset line 14 are all connected to a microprocessor (not shown). Upon initialization, the microprocessor generates a power-on-reset signal on the reset line 14 to enable the first LSI (LSI0) to be personalized. At the same time, the microprocessor puts on the data bus 10 personalization data, such as an address of the first LSI, and activates the write signal line 12. The first LSI enabled by the reset signal receives the personalization data in response to the write signal and stores it in a personalization register thereof. The other LSI's ignore the personalization data and the write signal because their reset inputs are all inactive. When the personalization of the first LSI is completed, the first LSI activates a reset line 14A to the second LSI (LSI 1) to indicate that the first LSI has been personalized and the second LSI can next be personalized. At that time, t...