Browse Prior Art Database

Remote Attachment Memory Patch

IP.com Disclosure Number: IPCOM000045998D
Original Publication Date: 1983-May-01
Included in the Prior Art Database: 2005-Feb-07
Document File: 3 page(s) / 39K

Publishing Venue

IBM

Related People

Baker, ED: AUTHOR

Abstract

A remote patching capability is provided for use in conjunction with IBM Series/l attachments, such as the Local Communications Controller (LCC) attachment or other attachments. This involves the writing of a patch from Series/l storage to a patch area in an attachment storage.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 55% of the total text.

Page 1 of 3

Remote Attachment Memory Patch

A remote patching capability is provided for use in conjunction with IBM Series/l attachments, such as the Local Communications Controller (LCC) attachment or other attachments. This involves the writing of a patch from Series/l storage to a patch area in an attachment storage.

Presently, most Series/l input/output (I/O) attachments have the capability to 'patch' their read-only storage (ROS) microcode. This enables a temporary solution of field problems in the attachment microcode or hardware. This 'patching' capability is handled by a Series/l diagnostic program which writes the patch from Series/l storage to a patch area in the attachment memory.

Here, this diagnostic capability is extended by allowing a remote attachment to be patched by another attachment on a communication link. A representative Series/l-to-Series/l attachment provides a communication link between processors such as that illustrated in the drawing which shows an IBM Series/l Local Communications Controller feature that allows local interconnection of up to l6 Series/l processors (one card per processor or expansion unit), via a peer- to-peer (no primary station) ring data link.

The attachment feature provides a solution for system (a

"system" in this case is a collection of interconnected processors and peripherals) interconnection requirements in three Series/1 configuration categories: - Multiprocessor ring, such as might be used to

interconnect a cluster of processors acting

collectively as a single integrated system, but

implemented as independent distributed elements.

- Chan...