Browse Prior Art Database

Address Receiver Circuit

IP.com Disclosure Number: IPCOM000046220D
Original Publication Date: 1983-Jun-01
Included in the Prior Art Database: 2005-Feb-07
Document File: 2 page(s) / 49K

Publishing Venue

IBM

Related People

Knepper, RW: AUTHOR

Abstract

This circuit receives a single address input and generates true/complement address signals for driving a large number of transistor-transistor logic decoders. Thus, high speed drive and high current sinking capability are combined with reasonable power consumption in a bipolar true/complement push-pull current switch driver.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 53% of the total text.

Page 1 of 2

Address Receiver Circuit

This circuit receives a single address input and generates true/complement address signals for driving a large number of transistor-transistor logic decoders. Thus, high speed drive and high current sinking capability are combined with reasonable power consumption in a bipolar true/complement push-pull current switch driver.

Referring to the figure, the input is received at the ADD IN input terminal at the base of transistor T2. Assuming that the input is initially down, T2 is off and T1 is on, conducting the current IC.

Node 1 is at a down level, while node 2 is at its up level.

Thus, node 4 and node 6 are at down levels, keeping T5 and T9 off, while nodes 5 and 7 are at up levels, keeping T6 and T8 on. The resistor dividers R3/R5/R7 (and R4/R6/R8) are designed to provide appropriate up levels as well as down levels that are adequately low to properly switch devices T5, T6, T8, and T9.

Continuing with the present example, T6 is on, node 9 is at its up level, and since T8 is on, node 8 is at its down level. Current IS is pulled through transistor T8 along with the base and Schottky drive current IB so that the voltage on node l0 is equal to the sum of VEE plus the impedance of Rl0 multiplied by the sum of the currents IS and IB.

When the input at the base of T2 switches to its up level, the current IC is switched into T2, turning off T1. Node 2 drops, nodes 5 and 7 drop to their down state, and T6 and T8 are therefore turned off. At the s...