Browse Prior Art Database

Asynchronous Gated Ternary J-K Flip-Flop

IP.com Disclosure Number: IPCOM000046272D
Original Publication Date: 1983-Jun-01
Included in the Prior Art Database: 2005-Feb-07
Document File: 2 page(s) / 47K

Publishing Venue

IBM

Related People

Maholick, AW: AUTHOR

Abstract

A ternary J-K flip-flop is a multistate circuit having two inputs. Each input, when energized, sets the flip-flop to a corresponding stable output state which will be held after the energization is removed. If both inputs are simultaneously energized, the flip-flop will change from its current state, q, to the next state, Q, in accordance with the equation: (Image Omitted)

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 59% of the total text.

Page 1 of 2

Asynchronous Gated Ternary J-K Flip-Flop

A ternary J-K flip-flop is a multistate circuit having two inputs. Each input, when energized, sets the flip-flop to a corresponding stable output state which will be held after the energization is removed. If both inputs are simultaneously energized, the flip-flop will change from its current state, q, to the next state, Q, in accordance with the equation:

(Image Omitted)

The analysis map shown as Fig. 1 gives the possible results. The unary operation, termed Interchanger -1, is1, defined in Fig. 2. A clock or gate input will allow the central inputs to be effective only when the clock input is energized to the "two" voltage-level.

In Fig. 3, three pairs of AND-Interchanger-1 circuits 1 and 2, 3 and 4, and 5 and 6 are each cross-connected to have the output of each of the pairs as an input to the other of the pairs. The output 11 of circuit 1 is also an input of circuit 3, and the output 12 of circuit 2 is an input to circuit 4. The output 13 of circuit 3 is connected as an input to both circuits 1 and 6 in addition to circuit 4, while the output 14 of the block 4 is similarly connected as an input to circuits 2, 3 and 5. The output of circuit 5 is energized as the "set" output of the flip-flop and is fed back as an input to circuit 2 and, similarly, the output of circuit 6, when energized, is the "reset" output and is fed back as an input to circuit 1.

A normally energized input 20 (two-voltage level) to circuit 5 can be...