Browse Prior Art Database

Carry Look-Ahead Address Using Static Pass Transistors

IP.com Disclosure Number: IPCOM000046883D
Original Publication Date: 1983-Aug-01
Included in the Prior Art Database: 2005-Feb-07
Document File: 2 page(s) / 71K

Publishing Venue

IBM

Related People

Weinberger, A: AUTHOR

Abstract

This arrangement combines ripple carry using pass transistors with carry look-ahead also using pass transistors producing a fast, yet simple, carry network for a parallel adder. As shown in Fig. 1, a chain of pass transistors propagates a carry to produce after each pass transistor a higher-order carry other than the next higher-order carry. Three mutually exclusive signals (Image Omitted) produce a higher-order carry Cb from a lower-order carry Ca via one pass transistor. Where: (Image Omitted) As shown in Fig. 2, the three control signals in Fig. 1 are themselves produced with static pass transistors. The number of carry look-ahead levels can be extended to two or more, as illustrated in Fig. 3, for a 64-bit carry using a 2-level carry look-ahead.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 100% of the total text.

Page 1 of 2

Carry Look-Ahead Address Using Static Pass Transistors

This arrangement combines ripple carry using pass transistors with carry look- ahead also using pass transistors producing a fast, yet simple, carry network for a parallel adder. As shown in Fig. 1, a chain of pass transistors propagates a carry to produce after each pass transistor a higher-order carry other than the next higher-order carry. Three mutually exclusive signals

(Image Omitted)

produce a higher-order carry Cb from a lower-order carry Ca via one pass transistor. Where:

(Image Omitted)

As shown in Fig. 2, the three control signals in Fig. 1 are themselves produced with static pass transistors. The number of carry look-ahead levels can be extended to two or more, as illustrated in Fig. 3, for a 64-bit carry using a 2-level carry look-ahead.

1

Page 2 of 2

2

[This page contains 5 pictures or other non-text objects]