Browse Prior Art Database

Current-Mode Regenerative Gate Drive for Power Field-Effect Transistors

IP.com Disclosure Number: IPCOM000047152D
Original Publication Date: 1983-Oct-01
Included in the Prior Art Database: 2005-Feb-07
Document File: 2 page(s) / 60K

Publishing Venue

IBM

Related People

Joyce, JM: AUTHOR [+2]

Abstract

A current-mode regenerative gate drive technique is described for power-type field-effect transistors (FETs) used in half bridge and full bridge direct current-to-direct current power converters. This current-mode drive eliminates the spurious gate triggering of the FETs previously encountered when using voltage-mode drive transformers. Fig. 1 shows a half bridge converter circuit with the high voltage direct current input terminals being marked as HV and the low voltage output terminal being marked as VDC. Switching signals from a pulse generator (not shown) are supplied to terminals AA and BB. Assume initially that the switching signal waveforms A and B are both at an up or high level.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 52% of the total text.

Page 1 of 2

Current-Mode Regenerative Gate Drive for Power Field-Effect Transistors

A current-mode regenerative gate drive technique is described for power-type field-effect transistors (FETs) used in half bridge and full bridge direct current-to- direct current power converters. This current-mode drive eliminates the spurious gate triggering of the FETs previously encountered when using voltage-mode drive transformers. Fig. 1 shows a half bridge converter circuit with the high voltage direct current input terminals being marked as HV and the low voltage output terminal being marked as VDC. Switching signals from a pulse generator (not shown) are supplied to terminals AA and BB. Assume initially that the switching signal waveforms A and B are both at an up or high level. Then, as waveform A goes to a low level, FET transistor Q1 is turned off (see waveform
C), power FET Q3 is turned on (see waveform E) and power FET Q4 is turned off (see waveform G). As Q3 allows current to start flowing in the regenerative winding FF (see waveform F), it reinforces current into transformer T1, forcing reverse current to flow through Q1 and T1 and forward current to follow through diode CR1. This drives Q3 full on to its lowest resistance value. Current flows through T2, C3 and C1 (see waveform H). CR4, CR5, L1 and C4 convert the output of T2 to low voltage direct current +VDC. As waveform A goes to a high level, Q3 is turned off and current flow in the regenerative winding stops. As waveform B goes low, Q2 is turned off (see waveform D) and Q4 is turned on by waveform G and Q3 is held off. As Q4 allows current to flow through C2, C3, T2 and the regenerative winding (see waveforms F and H), it again reinforces current into T1, forcing reverse current through Q2 and...