Dismiss
InnovationQ will be updated on Sunday, Oct. 22, from 10am ET - noon. You may experience brief service interruptions during that time.
Browse Prior Art Database

Two-Phase Josephson Power Monitor

IP.com Disclosure Number: IPCOM000047496D
Original Publication Date: 1983-Nov-01
Included in the Prior Art Database: 2005-Feb-07
Document File: 2 page(s) / 31K

Publishing Venue

IBM

Related People

Anderson, CJ: AUTHOR

Abstract

One input/output line with two in-line gates can monitor the phase and amplitude of two input power supply currents by using a loop in one of the power lines to provide cancellation at one of the gates. In logic using a two-phase power supply, it is important to set the phase between the two power supplies to 90Πand have the amplitude of the two supplies equal. The current inputs to the regulators are sine waves, as shown in Fig. 1. A small amount of current proportional to the power supply can be coupled into devices D1 and D2, as shown in Fig. 2, where D1 and D2 are in-line gates (or any device with a linear region in the threshold curve) with different I/O's.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 100% of the total text.

Page 1 of 2

Two-Phase Josephson Power Monitor

One input/output line with two in-line gates can monitor the phase and amplitude of two input power supply currents by using a loop in one of the power lines to provide cancellation at one of the gates. In logic using a two-phase power supply, it is important to set the phase between the two power supplies to 90OE and have the amplitude of the two supplies equal. The current inputs to the regulators are sine waves, as shown in Fig. 1. A small amount of current proportional to the power supply can be coupled into devices D1 and D2, as shown in Fig. 2, where D1 and D2 are in-line gates (or any device with a linear region in the threshold curve) with different I/O's. If the frequency of Ig, the gate current to D1 and D2 is much less than the frequency of IA and IB, the effective value of the control current IC1 and IC2 is their amplitudes given by

(Image Omitted)

and The critical current of D1 is lowest when r=0 (when the critical current of D1 is a minimum, IC1 is a maximum). IA is set equal to IB with r = 0 by maximizing the critical current of D2 (when the critical current of D2 is a maximum, IC2 is a minimum). After IA is set equal to IB, r is set to 90OE by setting the critical currents of D1 and D2 to a value halfway between their minimum and maximum values.

1

Page 2 of 2

2

[This page contains 5 pictures or other non-text objects]