Browse Prior Art Database

New True-Complement Generator With Faster-Going Positive Output

IP.com Disclosure Number: IPCOM000047602D
Original Publication Date: 1983-Dec-01
Included in the Prior Art Database: 2005-Feb-07
Document File: 2 page(s) / 46K

Publishing Venue

IBM

Related People

Daghir, KS: AUTHOR [+3]

Abstract

In memory design a true-complement generator (TCG) is used to generate true (in-phase) and complement (out-of-phase) outputs for an address line input. These in-phase and out-of-phase output lines are connected to decoders to perform the selection of a certain row for read or write operations. Disclosed is a T2L TCG whose output with positive-going slope will arrive at the decoder node earlier than the output with negative-going slope. The in-phase node 0 is fed back to one emitter of the two-input AI gate at the input of the complement 0/ stage. The 0/ and 0/ branches are similar except for an additional inverter transistor in the 0 branch, making the latter slightly slower. This is the reason for choosing the 0/ branch to release the 0/ branch.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 100% of the total text.

Page 1 of 2

New True-Complement Generator With Faster-Going Positive Output

In memory design a true-complement generator (TCG) is used to generate true (in-phase) and complement (out-of-phase) outputs for an address line input. These in-phase and out-of-phase output lines are connected to decoders to perform the selection of a certain row for read or write operations. Disclosed is a T2L TCG whose output with positive-going slope will arrive at the decoder node earlier than the output with negative-going slope. The in-phase node 0 is fed back to one emitter of the two-input AI gate at the input of the complement 0/ stage. The 0/ and 0/ branches are similar except for an additional inverter transistor in the 0 branch, making the latter slightly slower. This is the reason for choosing the 0/ branch to release the 0/ branch. This prevents the potentials of 0/ and 0/ from being down at the same time during address selection. The output with positive-going slope arrives earlier than the output with negative-going slope because 0/ releases 0/ after 0/ is up and because the 0/ branch is slower than the 0/ branch. This ensures the proper selection of one row before the row previously selected drops out of selection. This prevents some cell disturb problems under certain temperature and voltage conditions during address selection.

1

Page 2 of 2

2

[This page contains 4 pictures or other non-text objects]