Browse Prior Art Database

Information System Using Error Syndrome for Special Control

IP.com Disclosure Number: IPCOM000047895D
Original Publication Date: 1983-Dec-01
Included in the Prior Art Database: 2005-Feb-08
Document File: 2 page(s) / 31K

Publishing Venue

IBM

Related People

Gershuny, ES: AUTHOR

Abstract

Special control within a data processing system is signalled by a predetermined unique combination of data and error correcting code (ECC) bits. The predetermined combination, received from a source 1, is one which normally would be decoded to indicate the presence of an uncorrectable error. A comparator 3 compares the data and ECC bits held in a register 2 with a reference pattern of data and ECC bits held in a storage medium 4. At the same time, a syndrome generator 5 generates a syndrome from the received word, which syndrome is decoded by a syndrome decoder 6. If the predetermined combination of data and ECC bits is detected, comparator 3 will provide a signal on line 7 indicating that the unique combination has been received.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 100% of the total text.

Page 1 of 2

Information System Using Error Syndrome for Special Control

Special control within a data processing system is signalled by a predetermined unique combination of data and error correcting code (ECC) bits. The predetermined combination, received from a source 1, is one which normally would be decoded to indicate the presence of an uncorrectable error. A comparator 3 compares the data and ECC bits held in a register 2 with a reference pattern of data and ECC bits held in a storage medium 4. At the same time, a syndrome generator 5 generates a syndrome from the received word, which syndrome is decoded by a syndrome decoder 6. If the predetermined combination of data and ECC bits is detected, comparator 3 will provide a signal on line 7 indicating that the unique combination has been received. It will also, through inverter 8 and AND 9 block transmission of an error indication to the system. If comparator 3 does not detect the predetermined combination, an error syndrome on any of lines 10 will cause detection circuit 11 to provide an error indication to the system.

1

Page 2 of 2

2

[This page contains 3 pictures or other non-text objects]