Browse Prior Art Database

Circuit With Selected Transistors Made Non-Saturating to Maintain Circuit Margins

IP.com Disclosure Number: IPCOM000048627D
Original Publication Date: 1982-Feb-01
Included in the Prior Art Database: 2005-Feb-09
Document File: 1 page(s) / 11K

Publishing Venue

IBM

Related People

Askin, H: AUTHOR [+3]

Abstract

Some integrated circuit modules have a number of non-saturating transistor stages in an initially generalized array. Selected circuits are interconnected to provide a module having a specific function. The anti-saturation feature is established by connecting a Schottky diode between the base terminal and collector terminal of a transistor so that the base collector junction cannot become forward biased. The diode limits the voltage swing at the collector terminal to prevent saturation, thereby improving the switching speed. However, the limited voltage swing makes the transistor stage more likely to operate only marginally.

This text was extracted from a PDF file.
This is the abbreviated version, containing approximately 100% of the total text.

Page 1 of 1

Circuit With Selected Transistors Made Non-Saturating to Maintain Circuit Margins

Some integrated circuit modules have a number of non-saturating transistor stages in an initially generalized array. Selected circuits are interconnected to provide a module having a specific function. The anti-saturation feature is established by connecting a Schottky diode between the base terminal and collector terminal of a transistor so that the base collector junction cannot become forward biased. The diode limits the voltage swing at the collector terminal to prevent saturation, thereby improving the switching speed. However, the limited voltage swing makes the transistor stage more likely to operate only marginally. After the circuit module has been tested and any marginally operating transistor stages have been identified, the anti-saturation diode in each marginal stage is deleted to make these stages operate in a saturating switching mode. This procedure provides an optimum speed module with an optimum number of usable transistor stages.

1