Dismiss
InnovationQ will be updated on Sunday, Oct. 22, from 10am ET - noon. You may experience brief service interruptions during that time.
Browse Prior Art Database

Minimized Deserializer Circuit

IP.com Disclosure Number: IPCOM000048648D
Original Publication Date: 1982-Feb-01
Included in the Prior Art Database: 2005-Feb-09
Document File: 2 page(s) / 44K

Publishing Venue

IBM

Related People

Dimitri, KE: AUTHOR [+3]

Abstract

This article describes a minimized circuit capable of deserializing and storing data. An alternate embodiment capable of operating in a parallel in/parallel-out mode is also described.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 77% of the total text.

Page 1 of 2

Minimized Deserializer Circuit

This article describes a minimized circuit capable of deserializing and storing data. An alternate embodiment capable of operating in a parallel in/parallel-out mode is also described.

Referring to Fig. 1, the circuit includes a 9-bit shift register 10 and an 8-bit shift register 12. The circuit includes a control AND/OR array 14 and a signal input AND/OR array 16. During operation in a normal mode, the A clock port of shift register 10 is controlled by a shift decode signal ANDed with a C clock. The scan-in data port of shift register 10 is driven by incoming serial data. At power on reset, the first stage of shift register 10 is initialized to a 1 with the remaining stages being set to 0. Each time a shift decode signal is ANDed with a C clock, the shift register advances one stage. At the eighth shift count, the last stage of the shift register will hold initially loaded logical 1. The output of the last stage is ANDed with a C clock signal to cause the data loaded into shift register 10 to be transferred in parallel to storage register 12. Shift register 10 is reset at the same time.

During operation in a test mode. only the A clock signal and a scan-in signal are enabled so that a flush and scan test may be applied.

The initialization or reset of the first stage of shift register 10 could be accomplished by different methods. The stringing of the first stage could be twisted into the second stage with straight stringing being u...